OMAP3530ECUS datasheet(181/265 Pages) TI1

181 / 265 page

OFFSET

RecommendedLPDDRDevice

Orientation

OFFSET

LPDDR

Device

OMAP

OMAP3530, OMAP3525

www.ti.com

SPRS507H – FEBRUARY 2008 – REVISED OCTOBER 2013

Figure 6-19. OMAP35x and LPDDR Device Placement

Table 6-16. Placement Specifications

NO.

PARAMETER

MIN

MAX

UNIT

NOTES

1440

Mils

See Notes(1), (2)

1030

Mils

See Notes(1), (2)

Y Offset

525

Mils

See Notes(1),(2),(3)

LPDDR Keepout Region

See Note(4)

Clearance from non-LPDDR signal to LPDDR

See Note(5)

Keepout Region

(1)

See Figure 6-17 for dimension definitions.

(2)

Measurements from center of device to center of LPDDR device.

(3)

For 16 bit memory systems it is recommended that Y Offset be as small as possible.

(4)

LPDDR keepout region to encompass entire LPDDR routing area.

(5)

Non-LPDDR signals allowed within LPDDR keepout region provided they are separated from LPDDR routing layers by a ground plane.

6.4.2.4

LPDDR Keep Out Region

The region of the PCB used for the LPDDR circuitry must be isolated from other signals. The LPDDR

keep out region is defined for this purpose and is shown in Figure 6-20. The size of this region varies with

the placement and LPDDR routing. Additional clearances required for the keep out region are shown in

Table 6-16.

TIMING REQUIREMENTS AND SWITCHING CHARACTERISTICS

181

Submit Documentation Feedback

Product Folder Links: OMAP3530 OMAP3525

OMAP3530ECUS датащи(PDF) 181 Page - Texas Instruments

OMAP3530ECUS датащи(HTML) 181 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL