| поискавой системы для электроныых деталей |
|
CS8405A датащи(PDF) 13 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS8405A датащи(HTML) 13 Page - Cirrus Logic |
|
13 / 36 page ![]() CS8405A DS469PP4 13 mode operation. The CS8405A is set to mono mode by the MMT control bit. In mono mode, the input port will run at the audio sample rate (Fs), while the AES3 transmitter frame rate will be at Fs/2. Consecutive left or right chan- nel serial audio data samples may be selected for transmission on the A and B sub-frames, and the channel status block transmitted is also selectable. Using mono mode is only necessary if the incom- ing audio sample rate is already at 96 kHz and con- tains both left and right audio data words. The “mono mode” AES3 output stream may also be achieved by keeping the CS8405A in normal stereo mode, and placing consecutive audio samples in the left and right positions in an incoming 48 kHz word rate data stream. VCU[0] VCU[1] VCU[2] VCU[3] VCU[4] TCBL In or Out VLRCK VCU Input Data [4] Data [5] Data [6] Data [7] Data [8] SDIN Input Data [0] Data [1] Data [2] Data [3] Data [4] TXP(N) Output Z Y X Y X AES3 Transmitter in Stereo mode U[0] U[2] TCBL In or Out VLRCK U Input Data [4] Data [5] Data [6] Data [7] Data [8] SDIN Input Data [0]* Data [2]* Data [4]* TXP(N) Output Z Y X * Assume MMTLR = 0 Tsetup => 7.5% AES3 frame time Thold = 0 Tsetup Thold Data [1]* Data [3]* Data [5]* TXP(N) Output ZY X AES3 Transmitter in Mono mode * Assume MMTLR = 1 Tsetup => 15% AES3 frame time Thold = 0 VLRCK is a virtual word clock, which may not exist, and is used to illustrate the CUV timing. VLRCK duty cycle is 50%. In stereo mode, VLRCK frequency = AES3 frame rate. In mono mode, ALRCK frequency = 2xAES3 frame rate. If the serial audio input port is on slave mode and TCBL is an output, then VLRCK=ILRCK if SILRPOL=0 and VLRCK= ILRCK if SILRPOL =1. If the serial audio input port is in master mode and TCBL is an input, then VLRCK=ILRCK if SILRPOL=0 and VLRCK= ILRCK if SILRPOL =1. Tth Tth > 3OMCK if TCBL is Input Tth > 3OMCK if TCBL is Input Tth Figure 7. AES3 Transmitter Timing for C, U, and V Pin Input Data |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |