ML7033 datasheet(4/52 Pages) LAPIS

4 / 52 page

FEDL7033-04

ML7033

4/52

PIN DESCRIPTIONS

Symbol

Type

Description

N.C

—

(Leave unconnected)

AIN1N

CH1 Transmit Op-amp Input Negative

GSX1

CH1 Transmit Op-amp Output

AOUT1P

CH1 Receive Output Positive

AOUT1N

CH1 Receive Output Negative

TOUT1

CH1 Tone Output

—

Analog Ground

Signal Ground for External Circuit

SGC

Signal Ground for Internal Circuit

—

Analog Ground

TOUT2

CH2 Tone Output

AOUT2N

CH2 Receive Output Negative

AOUT2P

CH2 Receive Output Positive

GSX2

CH2 Transmit Op-amp Output

AIN2N

CH2 Transmit Op-amp Input Negative

N.C

—

(Leave unconnected)

N.C

—

(Leave unconnected)

AIN2P

CH2 Transmit Op-amp Input Positive

VDDA

—

Power Supply for Internal Analog Circuit

VDDD

—

Power Supply for Internal Digital Circuit

BSEL2

Output for SLIC2 Battery Select

ALM2

Input from SLIC2 Thermal Shut Down Alarm Detector

DET2

Input from SLIC2 Switch Hook, Ground Key or Ring Trip Detector

E0_2

Output for SLIC2 Detector Mode Selection

F0_2

Mode Control Output to SLIC2 F0

F1_2

Mode Control Output to SLIC2 F1

F2_2

Mode Control Output to SLIC2 F2

SWC2

Output for SLIC2 Uncommitted Switch Control

—

Digital Ground

CIDATA1

Call ID Data Input for CH1

CIDATA2

Call ID Data Input for CH2

N.C

—

(Leave unconnected)

N.C

—

(Leave unconnected)

INT

Interrupt Output (from SLIC status)

EXCK

MCU Interface Data Clock Input

DEN

MCU Interface Data Enable Input

DIO

I/O

MCU Interface Control Data Input/Output

ML7033 датащи(PDF) 4 Page - LAPIS Semiconductor Co., Ltd.

ML7033 датащи(HTML) 4 Page - LAPIS Semiconductor Co., Ltd.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

датащи скачать

ссылки URL