Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and

Data Recovery IC with Integrated Limiting Amp

ADN2812

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable.

However, no responsibility is assumed by Analog Devices for its use, nor for any

infringements of patents or other rights of third parties that may result from its use.

Specifications subject to change without notice. No license is granted by implication

or otherwise under any patent or patent rights of Analog Devices. Trademarks and

registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700

www.analog.com

Fax: 781.326.8703

© 2004 Analog Devices, Inc. All rights reserved.

FEATURES

Serial data input: 12.3 Mb/s to 2.7 Gb/s

Exceeds SONET requirements for jitter transfer/

generation/tolerance

Quantizer sensitivity: 6 mV typical

Adjustable slice level: ±100 mV

Patented clock recovery architecture

Loss of signal (LOS) detect range: 3 mV to 15 mV

Independent slice level adjust and LOS detector

No reference clock required

Loss of lock indicator

Single-supply operation: 3.3 V

Low power: 750 mW typical

5 mm × 5 mm 32-lead LFCSP

APPLICATIONS

SONET OC-1/3/12/48 and all associated FEC rates

Fibre Channel, 2× Fibre Channel , GbE, HDTV, etc.

WDM transponders

Regenerators/repeaters

Test equipment

Broadband cross-connects and routers

PRODUCT DESCRIPTION

The ADN2812 provides the receiver functions of quantization,

signal level detect, and clock and data recovery for continuous

data rates from 12.3 Mb/s to 2.7 Gb/s. The ADN2812 automati-

cally locks to all data rates without the need for an external

reference clock or programming. All SONET jitter requirements

are met, including jitter transfer, jitter generation, and jitter

tolerance. All specifications are quoted for −40°C to +85°C

ambient temperature, unless otherwise noted.

This device, together with a PIN diode and a TIA preamplifier,

can implement a highly integrated, low cost, low power fiber

optic receiver.

The receiver front end loss of signal (LOS) detector circuit

indicates when the input signal level has fallen below a user-

adjustable threshold. The LOS detect circuit has hysteresis to

prevent chatter at the output.

The ADN2812 is available in a compact 5 mm × 5 mm 32-lead

chip scale package.

FUNCTIONAL BLOCK DIAGRAM

2

SLICEP/N

LOL

DATAOUTP/N

LOS

THRADJ

CLKOUTP/N

2

VCC

VEE

CF1

CF2

PIN

NIN

VREF

QUANTIZER

VCO

PHASE

SHIFTER

PHASE

DETECT

FREQUENCY

DETECT

LOS

DETECT

DATA

RE-TIMING

LOOP

FILTER

LOOP

FILTER

REFCLKP/N

(OPTIONAL)

2

Figure 1.