поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

TAS5518 датащи(PDF) 79 Page - Texas Instruments

номер детали TAS5518
подробное описание детали  TAS5518 8 Channel Digital Audio PWM Processor
PDF  102 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

TAS5518 датащи(HTML) 79 Page - Texas Instruments

Back Button TAS5518 Datasheet HTML 75Page - Texas Instruments TAS5518 Datasheet HTML 76Page - Texas Instruments TAS5518 Datasheet HTML 77Page - Texas Instruments TAS5518 Datasheet HTML 78Page - Texas Instruments TAS5518 Datasheet HTML 79Page - Texas Instruments TAS5518 Datasheet HTML 80Page - Texas Instruments TAS5518 Datasheet HTML 81Page - Texas Instruments TAS5518 Datasheet HTML 82Page - Texas Instruments TAS5518 Datasheet HTML 83Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 79 / 102 page
background image
Serial Control Interface Register Definitions
70
SLES115 — August 2004
TAS5518
6.12 Modulation Index Limit Register (0x16)
Table 6−12. Modulation Index Limit Register
D7
D6
D5
D4
D3
D2
D1
D0
LIMIT
[DCLKS]
MIN WIDTH
[DCLKS]
MODULATION INDEX
0
0
0
1
2
99.2%
0
0
1
2
4
98.4%
0
1
0
3
6
97.7%
0
1
1
4
8
96.9%
1
0
0
5
10
96.1%
1
0
1
6
12
95.3%
1
1
0
7
14
94.5%
1
1
1
8
16
93.8%
6.13 Interchannel Channel Delay Registers (0x1B − 0x22) and Offset Register (0x23)
Channels 1, 2, 3, 4, 5, 6, 7, and 8 are mapped into (0x1B, 0x1C, 0x1D, 0x1E, 0x1F, 0x20, 0x21, and 0x22).
Bits D1 and D0 are Don’t Care.
Table 6−13. Interchannel Channel Delay Registers
D7
D6
D5
D4
D3
D2
D1
D0
FUNCTION
0
0
0
0
0
0
Minimum absolute delay, 0 DCLK cycles, default for channel 1
0
1
1
1
1
1
Maximum positive delay, 31 x 4 DCLK cycles
1
0
0
0
0
0
Maximum negative delay, −32 x 4 DCLK cycles
1
0
0
0
0
0
Default value for Channel 1 −32
0
0
0
0
0
0
Default value for Channel 2 0
1
1
0
0
0
0
Default value for Channel 3 −16
0
1
0
0
0
0
Default value for Channel 4 16
1
0
1
0
0
0
Default value for Channel 5 −24
0
0
1
0
0
0
Default value for Channel 6 8
1
1
1
0
0
0
Default value for Channel 7 −8
0
1
1
0
0
0
Default value for Channel 8 24
The offset register is mapped into 0x23.
Table 6−14. Channel Offset Register
D7
D6
D5
D4
D3
D2
D1
D0
FUNCTION
0
0
0
0
0
0
0
0
Minimum absolute offset, 0 DCLK cycles default for channel 1
1
1
1
1
1
1
1
1
Maximum absolute delay, 255 DCLK cycles



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com