ST92196A datasheet(143/268 Pages) STMICROELECTRONICS

143 / 268 page

143/268

- ON SCREEN DISPLAY CONTROLLER (OSD)

OSD CONTROLLER (Cont’d)

8.5.8.3 Row Attributes

Address in Segment 22h: 2p + 4. See Figure 59.

For each row to be displayed, specify the font ma-

trix used (9x13 or 18x26), the size of the charac-

ters, the rounding, the fringe and the flash mode.

Let’s assume that the start address of the current

row buffer is 2p (even address).

Bit 7 = FM

Font Matrix

This bit selects the 9x13 or the 18x26 font matrix

for the current row.

The FM bit is not an address extension bit but it af-

fects how the Font ROM content is addressed.

0: the characters use a 9x13 font matrix.

1: the characters use an 18x26 font matrix

Bit 6 = UH

Upper Half

When 18x26 characters are displayed in double

height (i.e. if the DBLY parallel attribute is set), the

UH bit defines if the current row displays the lower

or upper half of the character.

This bit has no effect when a 9x13 matrix is used

or when the character has normal height (when

DBLY= 0).

0: the lower half of the double-height character is

displayed.

1: the upper half of the double-height character is

displayed.

Bit 5 = Free for the user

Bit 4 = SY

Vertical Size control bit

This bit defines the character Dot height

Refer to Table 26, Table 27, and Table 28 for com-

plete details.

Note: The dot height is also affected by DBLY, de-

fined in the parallel attribute section.

Bit 3 = SX

Horizontal Size control bit

This bit defines the character Dot width

Refer to Table 26, Table 27, and Table 28 for com-

plete details.

Note: The dot width is also affected by DBLX, de-

fined in the parallel attribute section.

Table 26. 9x13 Font Matrix

Table 27. 18x26 Font Matrix (1)

Table 28. 18x26 Font Matrix (2)

Note: In 18x26 matrix mode, this mechanism pro-

vides 7 different sizes which are: 1Y-1X, 2Y-2X,

4Y-4X but also 2Y-1X, 1Y-2X, 4Y-2X, 2Y-4X.

Note: When the Display controller works in basic

parallel mode, the DBLX and DBLY bits are not ac-

cessible, and are assumed to be always pro-

grammed to “0”.

Bit 2 = FON

Flash ON control bit

This bit is used to control the flashing period by

software. It is only available in serial and extended

parallel modes. This bit has no effect in basic par-

allel mode.

0: the flashing mechanism is disabled for the

whole row in all modes.

1: the flashing mechanism is enabled for the whole

row. All characters described in the row with a

serial or a parallel flash attribute are displayed

as space with background color. Underline also

flashes.

FON

ROU

Dot Height

Dot Width

Matrix size

2 lines

2 pixels

1Y-1X

2 lines

3 pixels

1Y-1.5X

4 lines

3 pixels

2Y-1.5X

4 lines

4 pixels

2Y-2X

Character

width

DBLX=0

Dot

width

Character

width

DBLX=1

Dot

width

1 pixel

2 pixels

4 pixels

Vertical Dot Size

DBLY = 0

Vertical Dot Size

DBLY = 1

1 line

2 lines

4 lines

ST92196A датащи(PDF) 143 Page - STMicroelectronics

ST92196A датащи(HTML) 143 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL