поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ADE7758ARWRL датащи(PDF) 48 Page - Analog Devices

номер детали ADE7758ARWRL
подробное описание детали  Poly Phase Multifunction Energy Metering IC with Per Phase Information
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

ADE7758ARWRL датащи(HTML) 48 Page - Analog Devices

Back Button ADE7758ARWRL Datasheet HTML 44Page - Analog Devices ADE7758ARWRL Datasheet HTML 45Page - Analog Devices ADE7758ARWRL Datasheet HTML 46Page - Analog Devices ADE7758ARWRL Datasheet HTML 47Page - Analog Devices ADE7758ARWRL Datasheet HTML 48Page - Analog Devices ADE7758ARWRL Datasheet HTML 49Page - Analog Devices ADE7758ARWRL Datasheet HTML 50Page - Analog Devices ADE7758ARWRL Datasheet HTML 51Page - Analog Devices ADE7758ARWRL Datasheet HTML 52Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 68 page
background image
ADE7758
Rev. A | Page 48 of 68
FREQUENCY
KNOWN?
NO
YES
STEP 0
SET CFNUM/CFDEN
AND
VARCFNUM/VARCFDEN
STEP 1
SET XWG/XVAR/XVAG
TO LOGIC 0
STEP 2
SET LYCMODE
REGISTER
STEP 3
CHOOSE
ACCUMULATION TIME
(LINECYC)
STEP 4
SET MASK FOR
LENERGY INTERRUPT
STEP 5
SET UP SYSTEM FOR
ITEST, VNOM, PF = 1
STEP 6
READ FREQUENCY
REGISTER
STEP 7
RESET STATUS
REGISTER
STEP 8
READ ALL
XWATTHR AND
XVAHR AFTER
LENERGY
STEP 8A
CALCULATE XWG
STEP 8B
CALCULATE XVAG
STEP 9
WRITE TO XWG AND
XVAG
CALIBRATE WATT
AND VA @ PF = 1
STEP 10
SET UP TEST
SYSTEM
FOR ITEST, VNOM,
PF = 0
STEP 11
RESET STATUS
REGISTER
STEP 12
READ ALL XVARHR
AFTER LENERGY
INTERRUPT
STEP 13
CALCULATE XVARG
STEP 14
WRITE TO XVARG
STEP 15
CALCULATE
WH/LSB, VAH/LSB,
VARH/LSB
END
Figure 81. Gain Calibration Using Line Accumulation
Step 1: Set xWG, xVARG, and xVAG to Logic 0.
Step 2: Set up ADE7758 for line accumulation by writing 0x3F
to LCYCMODE. This enables the line accumulation mode on
the xWATTHR, xVAHR, and xVARHR (0x01 to 0x03) registers
by setting the LWATT, LVAR, and LVA bits, LCYCMODE[0:2]
(0x17), to Logic 1. It also sets the ZXSEL bits, LCYCMODE[3:5],
to Logic 1 to enable the zero-crossing detection on all phases for
line accumulation. Additionally, the FREQSEL bit,
LCYCMODE[7], is set to Logic 0 so that FREQ (0x10) stores
the line frequency. When using the line accumulation mode, the
RSTREAD bit of LCYCMODE should be set to 0 to disable the
read with reset mode.
Step 3: Set the number of half-line cycles for line accumulation
by writing to LINECYC (0x1C).
Step 4: Set the LENERGY bit, MASK[12] (0x18), to Logic 1 to
enable the interrupt that signals the end of the line cycle
accumulation.
Step 5: Set the test system for ITEST, VNOM, and unity power factor
(calibrate watt and VA simultaneously and first).
Step 6: Read the FREQ (0x10) register if the frequency is
unknown.
Step 7: Reset the interrupt status register by reading RSTATUS
(0x1A).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com