| поискавой системы для электроныых деталей |
|
DGD2112 датащи(PDF) 3 Page - Diodes Incorporated |
|
|
|||||||||||||||||||||||||||||
DGD2112 датащи(HTML) 3 Page - Diodes Incorporated |
|
3 / 12 page ![]() DGD2110/2113 Document Number DS38271 Rev. 4 - 2 3 of 12 www.diodes.com February 2016 © Diodes Incorporated DGD2110/2113 Absolute Maximum Ratings (@TA = +25°C, unless otherwise specified.) Characteristic Symbol Value Unit High-side floating supply voltage (DGD2110) VB -0.3 to +524 V High-side floating supply voltage (DGD2113) VB -0.3 to +624 V High-side floating supply offset voltage VS VB-24 to VB+0.3 V High-side floating output voltage VHO VS-0.3 to VS+0.3 V Offset supply voltage transient dVS / dt 50 V/ns Low-side fixed supply voltage VCC -0.3 to +24 V Low-side output voltage VLO -0.3 to VCC+0.3 V Logic supply voltage VDD -0.3 to VSS+24 V Logic supply offset voltage VSS VCC-24 to VCC+0.3 V Logic input voltage (HIN, LIN and SD) VIN VSS-0.3 to VDD+0.3 V Thermal Characteristics (@TA = +25°C, unless otherwise specified.) Characteristic Symbol Value Unit Power Dissipation Linear derating factor (Note 5) PD 1.25 W Thermal Resistance, Junction to Ambient (Note 5) RθJA 90 °C/W Thermal Resistance, Junction to Case (Note 5) RθJC 45 °C/W Operating Temperature TJ +150 °C Lead Temperature (soldering, 10 seconds) TL +300 Storage Temperature Range TSTG -55 to +150 Note: 5. When mounted on a standard JEDEC 2-layer FR-4 board. Recommended Operating Conditions Parameter Symbol Min Max Unit High-side floating supply absolute voltage VB VS + 10 VS + 20 V High-side floating supply offset voltage DGD2110 VS (Note 6) 500 V High-side floating supply offset voltage DGD2113 VS (Note 6) 600 V High-side floating output voltage VHO VS VB V Low-side fixed supply voltage VCC 10 20 V Low-side output voltage VLO 0 VCC V Logic supply voltage VDD VSS + 3 VSS + 20 V Logic supply offset voltage VSS -5 (Note 7) 5 V Logic input voltage (HIN, LIN and SD) VIN VSS VDD V Ambient temperature TA -40 +125 °C Notes: 6. Logic operation for VS = -4V to +500V. Logic state held for VS = -4V to -VBS. 7. When VDD <5V, the minumum VSS offset is limited to -VDD. |
|
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |