поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

LMX2542 датащи(PDF) 13 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
номер детали LMX2542
подробное описание детали  PLLatinum Cellular and GPS Frequency Synthesizer System with Integrated VCO
PDF  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NSC [National Semiconductor (TI)]
домашняя страница  http://www.national.com
Logo NSC - National Semiconductor (TI)

LMX2542 датащи(HTML) 13 Page - National Semiconductor (TI)

Back Button LMX2542 Datasheet HTML 9Page - National Semiconductor (TI) LMX2542 Datasheet HTML 10Page - National Semiconductor (TI) LMX2542 Datasheet HTML 11Page - National Semiconductor (TI) LMX2542 Datasheet HTML 12Page - National Semiconductor (TI) LMX2542 Datasheet HTML 13Page - National Semiconductor (TI) LMX2542 Datasheet HTML 14Page - National Semiconductor (TI) LMX2542 Datasheet HTML 15Page - National Semiconductor (TI) LMX2542 Datasheet HTML 16Page - National Semiconductor (TI) LMX2542 Datasheet HTML 17Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 22 page
background image
1.0 Functional Description (Continued)
1.4 RF DIGITAL FILTERED LOCK DETECT
A digital filtered lock detect status genrated from the RF
phase frequency detector (PFD) is available on the LD pin
(Pin 19) when the RF_LD bit (R0[21]) is set to 1. The LD
output is therefore used to indicate the lock status of the RF
synthesizer system. Furthermore, the LD output can be
forced to GND at all times when the RF_LD bit is set to 0.
When used as a lock detect output, the two inputs to the
PFD, f
N and fR, are first divided by 64. The lock detect digital
filter then compares the difference between the phases of
the inputs to the PFD to an RC generated delay of approxi-
mately 10 ns. This delay is represented by t
W in Figure 1 and
Figure 2 below. If the phase error is less than 10 ns (
∆t < t
W)
for 4 consecutive PFD comparison cycles, the RF PLL enters
a locked state and the LD output is then forced HIGH. Once
the phase error becomes greater than 10 ns (
∆t > t
W) the RF
PLL falls out of lock and the LD is forced LOW (
∼GND). The
phase error in Figure 2 is measured on the leading edge. If
the phase difference between the two inputs to the PFD is
equal to 10 ns (
∆t=t
W), then the LD output becomes
unpredictable. Refer to Section 2.2.4 for further details on
how to program the digital filtered lock detect.
Note: f
R is the PFD input from the reference oscillator and fN
is the PFD input from the programmable feedback divider (N
counter).
20082406
FIGURE 1. Lock Detect Flow Diagram
www.national.com
13



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com