CS8406-CS datasheet(42/43 Pages) CIRRUS

42 / 43 page

CS8406

DS580F1

byte to be input to its control port. This byte will be written to both the A and B locations in the

addressed word.

One byte mode saves the user substantial control port access time, as it effectively accesses 2

bytes worth of information in 1 byte's worth of access time. If the control port's auto increment

addressing is used in combination with this mode, multi-byte accesses such as full-block reads

or writes can be done especially efficiently.

15.1.3.2 Two Byte mode

There are those applications in which the A and B channel status blocks will not be the same,

and the user is interested in accessing both blocks. In these situations, two byte mode should be

used to access the E buffer.

In this mode, a read will cause the CS8406 to output two bytes from its control port. The first byte

out will represent the A channel status data, and the 2nd byte will represent the B channel status

data. Writing is similar, in that two bytes must now be input to the CS8406's control port. The A

channel status data is first, B channel status data second.

15.2 AES3 User (U) Bit Management

The CS8406 U bit manager has two operating modes:

Mode 1. Transmit all zeros.

Mode 2. Block mode.

15.2.1 Mode 1: Transmit All Zeros

Mode 1 causes only zeros to be transmitted in the output U data, regardless of E buffer contents.

This mode is intended for the user who wants the output U channel to contain no data.

15.2.2 Mode 2: Block Mode

Mode 2 is very similar to the scheme used to control the C bits. Entire blocks of U data are buffered

using 2 block-sized RAMs to perform the buffering. The user has access to the first buffer, denoted

the E buffer, through the control port. It is the only mode in which the user can merge his own U data

into the transmitted AES3 data stream. The U buffer access only operates in two byte mode, since

there is no concept of A and B blocks for user data. The arrangement of the data is as followings:

Bit15[A7] Bit14[B7] Bit13[A6] Bit12 [B6]...Bit1 [A0] Bit0[B0]. The arrangement of the data in the each

byte is that the MSB is the first transmitted bit. The bit for the A subframe is followed by the bit for the

B subframe.

CS8406-CS датащи(PDF) 42 Page - Cirrus Logic