CS8406 datasheet(7/43 Pages) CIRRUS

7 / 43 page

CS8406

DS580F1

SWITCHING CHARACTERISTICS

(Inputs: Logic 0 = 0 V, Logic 1 = VL; CL = 20 pF)

SWITCHING CHARACTERISTICS - SERIAL AUDIO PORTS

(Inputs: Logic 0 = 0 V, Logic 1 = VL; CL = 20 pF)

Notes: 5. The active edge of ISCLK is programmable in Software mode.

6. The polarity of ILRCK is programmable in Software mode.

7. Prevents the previous ISCLK edge from being interpreted as the first one after ILRCK has changed.

8. This setup time ensures that this ISCLK edge is interpreted as the first one after ILRCK has changed.

Parameter

Symbol

Min

Typ

Max

Units

RST pin Low Pulse Width

200

µs

OMCK Frequency for OMCK = 512*Fs

4.1

98.4

MHz

OMCK Low and High Width for OMCK = 512*Fs

4.1

OMCK Frequency for OMCK = 384*Fs

3.1

73.8

MHz

OMCK Low and High Width for OMCK = 384*Fs

6.1

OMCK Frequency for OMCK = 256*Fs

2.0

49.2

MHz

OMCK Low and High Width for OMCK = 256*Fs

8.1

OMCK Frequency for OMCK = 128*Fs

1.0

24.6

MHz

OMCK Low and High Width for OMCK = 128*Fs

18.3

Frame Rate

192

kHz

AES3 Transmitter Output Jitter

200

Parameter

Symbol

Min

Typ

Max

Units

SDIN Setup Time Before ISCLK Active Edge

(Note 5)

tds

SDIN Hold Time After ISCLK Active Edge

(Note 5)

tdh

Master Mode

OMCK to ISCLK active edge delay

(Note 5)

tsmd

OMCK to ILRCK delay

(Note 6)

tlmd

ISCLK and ILRCK Duty Cycle

Slave Mode

ISCLK Period

tsckw

ISCLK Input Low Width

tsckl

14.4

ISCLK Input High Width

tsckh

14.4

ISCLK Active Edge to ILRCK Edge

(Note 7)

tlrckd

ILRCK Edge Setup Before ISCLK Active Edge

(Note 8)

tlrcks

CS8406 датащи(PDF) 7 Page - Cirrus Logic

CS8406 датащи(HTML) 7 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43

датащи скачать

ссылки URL