PCA9540BDP datasheet(4/14 Pages) PHILIPS

4 / 14 page

Philips Semiconductors

Product data sheet

PCA9540B

2-channel I2C multiplexer

2004 Sep 29

DEVICE ADDRESSING

Following a START condition the bus master must output the

address of the slave it is accessing. The address of the PCA9540B

is shown in Figure 3.

SW00713

R/W

FIXED

Figure 3. Slave address

The last bit of the slave address defines the operation to be

performed. When set to logic 1, a read is selected while a logic 0

selects a write operation.

CONTROL REGISTER

Following the successful acknowledgement of the slave address,

the bus master will send a byte to the PCA9540B which will be

stored in the Control Register. If multiple bytes are received by the

PCA9540B, it will save the last byte received. This register can be

written and read via the I2C bus.

CHANNEL SELECTION BITS

SW00839

(READ/WRITE)

ENABLE BIT

Figure 4. Control register

CONTROL REGISTER DEFINITION

A SCx/SDx downstream pair, or channel, is selected by the contents

of the control register. This register is written after the PCA9540B

has been addressed. The 2 LSBs of the control byte are used to

determine which channel is to be selected. When a channel is

selected, the channel will become active after a stop condition has

been placed on the I2C bus. This ensures that all SCx/SDx lines will

be in a HIGH state when the channel is made active, so that no

false conditions are generated at the time of connection.

Table 1. Control Register; Write — Channel Selection/

Read — Channel Status

COMMAND

No channel selected

Channel 0 enabled

Channel 1 enabled

No channel selected

No channel selected;

power-up default state

POWER-ON RESET

When power is applied to VDD, an internal Power-On Reset holds

the PCA9540B in a reset condition until VDD has reached VPOR. At

this point, the reset condition is released and the PCA9540B

registers and I2C state machine are initialized to their default states,

all zeroes causing all the channels to be deselected. Thereafter,

VDD must be lowered below 0.2 V to reset the device.

VOLTAGE TRANSLATION

The pass gate transistors of the PCA9540B are constructed such

that the VDD voltage can be used to limit the maximum voltage that

will be passed from one I2C bus to another.

5.0

4.5

4.0

3.5

3.0

2.5

2.0

1.5

1.0

Vpass vs. VDD

2.5

3.0

3.5

4.0

4.5

5.0

5.5

Vpass

VDD

MINIMUM

TYPICAL

MAXIMUM

SW00820

2.0

Figure 5. Vpass voltage

Figure 5 shows the voltage characteristics of the pass gate

transistors (note that the graph was generated using the data

specified in the DC Characteristics section of this datasheet). In

order for the PCA9540B to act as a voltage translator, the Vpass

voltage should be equal to, or lower than the lowest bus voltage. For

example, if the main bus was running at 5 V, and the downstream

buses were 3.3 V and 2.7 V, then Vpass should be equal to or below

2.7 V to effectively clamp the downstream bus voltages. Looking at

Figure 5, we see that Vpass (max.) will be at 2.7 V when the

PCA9540B supply voltage is 3.5 V or lower so the PCA9540B

supply voltage could be set to 3.3 V. Pull-up resistors can then be

used to bring the bus voltages to their appropriate levels (see Figure

12).

More Information can be found in Application Note AN262

PCA954X

family of I2C/SMBus multiplexers and switches.

PCA9540BDP датащи(PDF) 4 Page - NXP Semiconductors

PCA9540BDP датащи(HTML) 4 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14

датащи скачать

ссылки URL