0 dB

-180°

-360°

LOAD ZERO

LOAD POLE

ERROR AMP

ω

LG

*

=

1 + j

(j )

ω

1 + j

(ESR x C

ω

1 + j

((ESR + R

ω

LOOP

GAIN

+

-

LP3982

www.ti.com

SNVS185E – FEBRUARY 2002 – REVISED OCTOBER 2015

Figure 16. Simplified Model of Regulator Loop Gain Components

Figure 16 shows a basic model for the linear regulator that helps describe what happens to the output signal as it

is processed through its feedback loop; that is, describe its loop gain (LG). The LG includes two main transfer

functions: the error amplifier and the load. The error amplifier provides voltage gain and a dominant pole, while

the load provides a zero and a pole. The LG of the model in Figure 16 is described by Equation 7:

(7)

The first term of Equation 7 expresses the voltage gain (numerator) and a single pole role-off (denominator) of

the error amplifier. The second term expresses the zero (numerator) and pole (denominator) of the load in

Figure 17 shows a Bode plot that represents a case where the zero contributed by the load is too high to cancel

line represents the corresponding phase shift. Notice that the phase shift at unity gain is a total 360°, the criteria

for oscillation.

Figure 17. Loop Gain Bode Plot Illustrating Inadequately High Zero for Stability Compensation

The LP3982 generates an internal zero that makes up for the inadequately high zero of the low ESR ceramic

output capacitor. This internally generated zero is strategically placed to provide positive phase shift near unity

gain, thus providing a stable phase margin.

Copyright © 2002–2015, Texas Instruments Incorporated

Submit Documentation Feedback

13

Product Folder Links: LP3982