LP395

SNOSBF3C – APRIL 1998 – REVISED MARCH 2013

www.ti.com

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam

during storage or handling to prevent electrostatic damage to the MOS gates.

ABSOLUTE MAXIMUM RATINGS

(1)

Collector to Emitter Voltage

36V

Collector to Base Voltage

36V

Base to Emitter Voltage (Forward)

36V

Base to Emitter Voltage (Reverse)

10V

Base to Emitter Current (Reverse)

20 mA

Collector Current Limit

Internally Limited

Power Dissipation

Internally Limited

Operating Temperature Range

−40°C to +125°C

Storage Temperature Range

−65°C to +150°C

Lead Temp. (Soldering, 10 seconds)

260°C

(1)

Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for

which the device is functional, but do not ensure specific performance limits.

ELECTRICAL CHARACTERISTICS

Tested Limit Design Limit

Units

Symbol

Parameter

Conditions

Typical

(1)

(2)

(Limit)

Collector to Emitter

0.5 mA

36

36

V(Max)

Operating Voltage

(3)

Collector Current Limit

45

25

20

mA(Min)

(4)

90

60

50

mA(Min)

130

100

100

mA(Min)

Base Current

0

−0.3

−2.0

−2.5

μA(Max)

Quiescent Current

0.24

0.50

0.60

mA(Max)

Saturation Voltage

1.82

2.00

2.10

V(Max)

Base to Emitter Break-

0

36

36

V(Min)

Base to Emitter Voltage

0.69

0.79

0.90

V(Max)

(5)

(4)

1.02

1.40

V (Max)

Switching Time

2

μs

Thermal Resistance

0.4

″ leads soldered to

150

180

°C/W

Junction to Ambient

printed circuit board

(Max)

0.125

″ leads soldered to

130

160

°C/W

printed circuit board

(Max)

(1)

Specified and 100% production tested.

(2)

Specified (but not 100% production tested) over the operating temperature and supply voltage ranges. These limits are not used to

calculate outgoing quality levels.

(3)

Parameters identified with boldface type apply at temp. extremes. All other numbers, unless noted apply at +25°C.

(4)

These numbers apply for pulse testing with a low duty cycle.

(5)

Base positive with respect to emitter.

2

Submit Documentation Feedback

Copyright © 1998–2013, Texas Instruments Incorporated

Product Folder Links: LP395