| поискавой системы для электроныых деталей |
|
CAP1296 датащи(PDF) 26 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
CAP1296 датащи(HTML) 26 Page - Microchip Technology |
|
26 / 68 page ![]() CAP1296 DS00001569B-page 26 2013-2015 Microchip Technology Inc. During power-on reset (POR), the default values are stored in the registers. A POR is initiated when power is first applied to the part and the voltage on the VDD supply surpasses the POR level as specified in the electrical character- istics. When a bit is “set”, this means it’s at a logic ‘1’. When a bit is “cleared”, this means it’s at a logic ‘0’. 5.1 Main Control Register The Main Control register controls the primary power state of the device (see Section 4.1, "Power States"). If more than one power state bit is set, the actual power state will be as shown in Table 5-3, "Power State Bit Overrides". Bits 7 - 6 - GAIN[1:0] - Controls the analog gain used by the capacitive touch sensing circuitry. As the gain is increased, the effective sensitivity is likewise increased as a smaller delta capacitance is required to generate the same delta count values. The sensitivity settings may need to be adjusted along with the gain settings such that data overflow does not occur. APPLICATION NOTE: The GAIN[1:0] settings apply to both Standby and Active states, unless the COMBO bit is set. When the COMBO bit is set, this control only applies to the sensors enabled in the Active state, and the C_GAIN[1:0] control applies to the sensors enabled in the Standby state. APPLICATION NOTE: Whenever the gain settings change, the device will recalibrate all sensor inputs as if they had no base count. FDh R Product ID Stores a fixed value that identifies the CAP1296-1 69h Page 52 FEh R Manufacturer ID Stores a fixed value that identifies MCHP 5Dh Page 52 FFh R Revision Stores a fixed value that represents the revision number 00h Page 52 TABLE 5-2: MAIN CONTROL REGISTER Addr R/W Register B7 B6 B5 B4 B3 B2 B1 B0 Default 00h R/W Main Control GAIN[1:0] STBY DSLEEP C_GAIN[1:0] COMBO INT 00h TABLE 5-3: POWER STATE BIT OVERRIDES DSLEEP COMBO STBY Power State 000 Active 0 0 1 Standby 0 1 X Combo 1 X X DSleep TABLE 5-1: REGISTER SET IN HEXADECIMAL ORDER (CONTINUED) Register Address R/W Register Name Function Default Value Page |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |