| поискавой системы для электроныых деталей |
|
SP6651A датащи(PDF) 7 Page - Exar Corporation |
|
|
|||||||||||||||||||||||||||||
SP6651A датащи(HTML) 7 Page - Exar Corporation |
|
7 / 16 page ![]() 7 Date: 5/25/04 SP6651A High Efficiency 800mA Synchronous Buck Regulator © Copyright 2004 Sipex Corporation THEORY OF OPERATION The SP6651A is a high efficiency synchronous buck regulator with an input voltage range of +2.7V to +5.5Vand an output that is adjustable between +1.0V and VIN. The SP6651A features a unique on-time control loop that runs in dis- continuous conduction mode (DCM) or con- tinuous conduction mode (CCM) using syn- chronous rectification. Other features include over-temperature shutdown, over-current pro- tection, digitally controlled enable and under- voltage lockout, a battery low indicator, and an external feedback pin. The SP6651A operates with a light load quies- cent current of 20 µA using a 0.3Ω PMOS main switch and a 0.3 Ω NMOS synchronous switch. It operates with excellent efficiency across the entire load range, making it an ideal solution for battery powered applications and low current step-down conversions. The part smoothly tran- sitions into a 100% duty cycle under heavy load/ low input voltage conditions. On-Time Control - Charge Phase The SP6651A uses a precision comparator and a minimum on-time to regulate the output volt- age and control the inductor current under nor- mal load conditions. As the feedback pin drops below the regulation point, the loop comparator output goes high and closes the main switch. The minimum on-timer is triggered, setting a logic high for the duration defined by: TON = KON VIN - VOUT where: KON = 2.25V*µsec constant VIN = VIN pin voltage VOUT = VOUT pin voltage To accommodate the use of ceramic and other low ESR capacitors, an open loop ramp is added to the feedback signal to mimic the inductor current ripple. The following waveforms de- scribe the ideal ramp operation in both CCM and DCM operation. In either CCM or DCM, the negative going ramp voltage (VRAMP in the functional diagram) is added to FB and this creates the FB's signal. This FB signal is applied to the negative termi- nal of the loop comparator. To the positive terminal of the loop comparator is applied the REF voltage of 0.8V plus an offset voltage Vos to compensate for the DC level of VRAMP ap- plied to the negative terminal. The result is an internal ramp with enough negative going offset (approximately 50mV) to trip the loop com- parator whenever FB falls below regulation. The output of the loop comparator, a rising VOLOW, causes a SET if BLANK = 0 and OVR_I = 0. This starts inductor charging (DRVON = 1) and starts the minimum on-timer. The minimum on-timer times out and indicates DRVON can be reset if the voltage loop is satisfied. If VOUT is still below the regulation DRVON REF, FB VOS REF’ FB’ I(L1) RAMP: DCM OPERATION DRVON REF, FB VOS REF’ FB’ I(L1) RAMP: CCM OPERATION |
|
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |