поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD9786BSV датащи(PDF) 27 Page - Analog Devices

номер детали AD9786BSV
подробное описание детали  16-Bit, 200 MSPS/500 MSPS TxDAC with 2횞/4횞/8횞 Interpolation and Signal Processing
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD9786BSV датащи(HTML) 27 Page - Analog Devices

Back Button AD9786BSV Datasheet HTML 23Page - Analog Devices AD9786BSV Datasheet HTML 24Page - Analog Devices AD9786BSV Datasheet HTML 25Page - Analog Devices AD9786BSV Datasheet HTML 26Page - Analog Devices AD9786BSV Datasheet HTML 27Page - Analog Devices AD9786BSV Datasheet HTML 28Page - Analog Devices AD9786BSV Datasheet HTML 29Page - Analog Devices AD9786BSV Datasheet HTML 30Page - Analog Devices AD9786BSV Datasheet HTML 31Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 60 page
background image
AD9786
Rev. 0 | Page 27 of 60
With the interpolation set to 2×, the DACCLK input runs at
twice the speed of the DATACLK. Data is latched into the
digital inputs of the AD9786 on every other rising edge of
DACCLK, as shown in Figure 47 and Figure 48. With
DCLKPOL = 0, as shown in Figure 47, the latching edge of
DACCLK is the rising edge that occurs just before the falling
edge of DATACLK. With DCLKPOL = 1, as in Figure 48, the
latching edge of DACCLK is the rising edge of DACCLK that
occurs just before the rising edge of DATACLK. The setup
and hold time values are identical to those in Figure 44 and
Figure 45.
Note that there is a slight difference in the delay from the rising
edge of DACCLK to the falling edge of DATACLK, and the
delay from the rising edge of DACCLK to the rising edge of
DATACLK. As Figure 46 shows, the DATACLK duty cycle is
slightly less than 50%. This is true in all modes.
With the interpolation set to 4× or 8×, the DACCLK input runs
at 4× or 8× the speed of the DATACLK output. The data is
latched in on a rising edge of DACCLK, similar to the 2×
interpolation mode. However, the latching edge is every fourth
edge in 4× interpolation mode and every eighth edge in the 8×
interpolation mode. Similar to operation in the 2× interpolation
mode, with DCLKPOL = 0, the latching edge of DACCLK is the
rising edge that occurs just before the falling edge of
DATACLK. With DCLKPOL = 1, the latching edge of DACCLK
is the rising edge that occurs just before the rising edge of
DATACLK. The setup and hold time values are identical to
those in 1× and 2× interpolation.
Figure 46.
tD = 5ns TYP
tS = –0.5ns MIN
tH = 2.9ns MIN
DACCLKIN
DATACLKOUT
DATA
Figure 47. Data Timing, 2× Interpolation, DCLKPOL = 0
tD = 6ns TYP
tH = 2.9ns MIN
tS = –0.5ns MIN
DACCLKIN
DATACLKOUT
DATA
Figure 48. Data Timing, 2× Interpolation, DCLKPOL = 1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com