| поискавой системы для электроныых деталей |
|
CLC5602IM датащи(PDF) 7 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
CLC5602IM датащи(HTML) 7 Page - National Semiconductor (TI) |
|
7 / 12 page ![]() DC Coupled Single Supply Operation Figures 1 and 2 show the recommended non-inverting and inverting configurations for input signals that remain above 0.8V DC. Figure 1: Non-Inverting Configuration Figure 2: Inverting Configuration AC Coupled Single Supply Operation Figures 3 and 4 show possible non-inverting and invert- ing configurations for input signals that go below 0.8V DC. The input is AC coupled to prevent the need for level shifting the input signal at the source. The resistive voltage divider biases the non-inverting input to VCC ÷2 = 2.5V (For VCC = +5V). Figure 3: AC Coupled Non-Inverting Configuration Figure 4: AC Coupled Inverting Configuration Dual Supply Operation The CLC5602 operates on dual supplies as well as single supplies. The non-inverting and inverting configu- rations are shown in Figures 5 and 6. Figure 5: Dual Supply Non-Inverting Configuration Figure 6: Dual Supply Inverting Configuration 7 http://www.national.com + - 1/2 CLC5602 Rf 0.1 µF 6.8 µF Vo Vin Rg Rt 3 2 4 8 1 V V A1 R R o in v f g == + + Vcm VCC RL Vcm Note: Rt, RL and Rg are tied to Vcm for minimum power consumption and maximum output swing. Vcm + - Rf 0.1 µF 6.8 µF Vo Vin Rb 4 Rg V V A R R o in v f g == − + Rt 3 2 Vcm VCC RL Vcm Note: Rb, provides DC bias for non-inverting input. Rb, RL and Rt are tied to Vcm for minimum power consumption and maximum output swing. Vcm Select Rt to yield desired Rin = Rt || Rg + - 1/2 CLC5602 8 1 + - Rf 0.1 µF 6.8 µF Vo Vin Rg R 4 C Cc R + VV 1 R R 2.5 o in f g =+ + low frequency cutoff 1 2R C , where: R R 2 in c in == π RRsource >> 3 2 VCC VCC 2 1/2 CLC5602 8 1 1 8 + - Rf 0.1 µF 6.8 µF Vo Vin R 4 Cc R + VV R R 2.5 o in f g =− + low frequency cutoff 1 2R C gc = π Rg 3 2 VCC VCC 2 1/2 CLC5602 + - Rf 0.1 µF 6.8 µF Vo Vin VCC 0.1 µF 6.8 µF VEE 3 2 4 + + Rg Rt V V A1 R R o in v f g == + 1/2 CLC5602 8 1 + - Rf 0.1 µF 6.8 µF Vo Vin VCC 0.1 µF 6.8 µF VEE Rg Rb 3 2 4 + + Rt Note: Rb provides DC bias for the non-inverting input. Select Rt to yield desired Rin = Rt || Rg. V V A R R o in v f g == − 1/2 CLC5602 8 1 |
|
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |