PI7C7300DNA datasheet(32/107 Pages) PERICOM

32 / 107 page

PI7C7300D

3-PORT PCI-TO-PCI BRIDGE

Page 32 of 107

Pericom Semiconductor

November 2005 - Revision 1.01

Table 4-5 (assuming no disconnect is received from the target).

4.7.6

DELAYED READ COMPLETION ON INITIATOR BUS

When the transaction has been completed on the target bus, and the delayed read data is

at the head of the read data queue, and all ordering constraints with posted write

transactions have been satisfied, the PI7C7300D transfers the data to the initiator when

the initiator repeats the transaction. For memory read transactions, PI7C7300D aliases

the memory read, memory read line, and memory read multiple bus commands when

matching the bus command of the transaction to the bus command in the delayed

transaction queue. PI7C7300D returns a target disconnect along with the transfer of the

last DWORD of read data to the initiator. If PI7C7300D initiator terminates the

transaction before all read data has been transferred, the remaining read data left in data

buffers is discarded.

When the master repeats the transaction and starts transferring prefetchable read data

from data buffers while the read transaction on the target bus is still in progress and

before a read boundary is reached on the target bus, the read transaction starts operating

in flow-through mode. Because data is flowing through the data buffers from the target to

the initiator, long read bursts can then be sustained. In this case, the read transaction is

allowed to continue until the initiator terminates the trans-action, or until an aligned 4KB

address boundary is reached, or until the buffer fills, whichever comes first. When the

buffer empties, PI7C7300D reflects the stalled condition to the initiator by disconnecting

the initiator with data. The initiator may retry the transaction later if data are needed. If

the initiator does not need any more data, the initiator will not continue the disconnected

transaction. In this case, PI7C7300D will start the master timeout timer. The remaining

read data will be discarded after the master timeout timer expires. To provide better

latency, if there are any other pending data for other transactions in the RDB (Read Data

Buffer), the remaining read data will be discarded even though the master timeout timer

has not expired.

PI7C7300D implements a master timeout timer that starts counting when the delayed

read completion is at the head of the delayed transaction queue, and the read data is at the

head of the read data queue. The initial value of this timer is program-mable through

configuration register. If the initiator does not repeat the read transaction and before the

master timeout timer expires (2

15 default), PI7C7300D discards the read transaction and

read data from its queues. PI7C7300D also conditionally asserts P_SERR# (see Section

7.4).

PI7C7300D has the capability to post multiple delayed read requests, up to a maximum

of four in each direction. If an initiator starts a read transaction that matches the address

and read command of a read transaction that is already queued, the current read

command is not posted as it is already contained in the delayed transaction queue.

See Section 6 for a discussion of how delayed read transactions are ordered when

crossing PI7C7300D.

4.7.7

FAST BACK-TO-BACK READ TRANSACTION

PI7C7300DNA датащи(PDF) 32 Page - Pericom Semiconductor Corporation

PI7C7300DNA датащи(HTML) 32 Page - Pericom Semiconductor Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL