поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

ADC0811 датащи(PDF) 7 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
номер детали ADC0811
подробное описание детали  8-Bit Serial I/O A/D Converter With 11-Channel Multiplexer
PDF  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NSC [National Semiconductor (TI)]
домашняя страница  http://www.national.com
Logo NSC - National Semiconductor (TI)

ADC0811 датащи(HTML) 7 Page - National Semiconductor (TI)

Back Button ADC0811 Datasheet HTML 3Page - National Semiconductor (TI) ADC0811 Datasheet HTML 4Page - National Semiconductor (TI) ADC0811 Datasheet HTML 5Page - National Semiconductor (TI) ADC0811 Datasheet HTML 6Page - National Semiconductor (TI) ADC0811 Datasheet HTML 7Page - National Semiconductor (TI) ADC0811 Datasheet HTML 8Page - National Semiconductor (TI) ADC0811 Datasheet HTML 9Page - National Semiconductor (TI) ADC0811 Datasheet HTML 10Page - National Semiconductor (TI) ADC0811 Datasheet HTML 11Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 14 page
background image
Timing Diagrams (Continued)
CS High During Conversion
TLH5587 – 4
CS Low During Conversion
TLH5587 – 5
Note
DO and DI lines share the 8-bit IO shift register(see Functional Block Diagram) Since the MUX address bits are shifted in on SCLK rising edges while SCLK
falling edges shift out conversion data on DO the eighth falling edge of SCLK will shift out the MSB MUX address bit (A7) on DO Thus if addressing channels
CH8–CH10 a high DO will occur momentarily (one w2 clock period) until the 8-bit IO shift register is cleared by the internal EOC signal
Channel Addressing Table
TABLE I ADC 0811 Channel Addressing
MUX ADDRESS
ANALOG CHANNEL
A7 A6 A5 A4 A3 A2 A1 A0
SELECTED
0
0
0
0
XXXX
CH0
0
0
0
1
XXXX
CH1
0
0
1
0
XXXX
CH2
0
0
1
1
XXXX
CH3
0
1
0
0
XXXX
CH4
0
1
0
1
XXXX
CH5
0
1
1
0
XXXX
CH6
0
1
1
1
XXXX
CH7
1
0
0
0
XXXX
CH8
1
0
0
1
XXXX
CH9
1
0
1
0
XXXX
CH10
1
0
1
1
XXXX
VTEST
1
1
XXXXXX
LOGIC TEST MODE
Analog channel inputs CH0 thru CH3 are logic outputs
7



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com