поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

VS6663CB датащи(PDF) 15 Page - STMicroelectronics

номер детали VS6663CB
подробное описание детали  1.3 megapixel camera module
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

VS6663CB датащи(HTML) 15 Page - STMicroelectronics

Back Button VS6663CB Datasheet HTML 11Page - STMicroelectronics VS6663CB Datasheet HTML 12Page - STMicroelectronics VS6663CB Datasheet HTML 13Page - STMicroelectronics VS6663CB Datasheet HTML 14Page - STMicroelectronics VS6663CB Datasheet HTML 15Page - STMicroelectronics VS6663CB Datasheet HTML 16Page - STMicroelectronics VS6663CB Datasheet HTML 17Page - STMicroelectronics VS6663CB Datasheet HTML 18Page - STMicroelectronics VS6663CB Datasheet HTML 19Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 64 page
background image
Doc ID026749 Rev 2
15/64
VS6663CB
Functional description
47
3.2.1
Power-up procedure
The digital and analog supply voltages can be powered up in any order, for example, VDIG
then VANA or VANA then VDIG.
On power-up the on-chip power-on reset cell ensures that the CCI register values are
initialized correctly to their default values.
The EXTCLK clock can either be initially low and then enabled during software standby
mode or EXTCLK can be a free running clock.
The power-up sequence timing constraints are shown in Table 6.
Table 6. Power-up sequence timing constraints
Symbol
Parameter
Min.
Max.
Units
t0
VANA rising – VDIG rising
VANA and VDIG may rise in any
order. The rising separation can
vary from 0 ns to indefinite.
ns
t1
VDIG rising – VANA rising
ns
t2
VDIG / VANA rising –
XSHUTDOWN rising
XSHUTDOWN must rise later
than or coincident with the later
rising supply (VDIG or VANA)
µs
t3
XSHUTDOWN – First I2C
transaction
2400
-
EXTCLK cycles
t4
Minimum number of EXTCLK cycles
prior to the first I2C transaction
2400
-
EXTCLK cycles
t5
PLL start up/lock time
-
1
ms
t6
Entering streaming mode – First
frame start sequence (fixed part)
-ms
t7
Entering streaming mode – First
frame start sequence (variable part)
= Integration time
The delay is the coarse
integration time value.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com