LAN8820 datasheet(39/83 Pages) MICROCHIP

39 / 83 page

 2009-2015 Microchip Technology Inc.

DS00001871B-page 39

LAN8820/LAN8820I

Note 4-3

The default is determined by the CONFIG1 pin as described in Section 3.8.1.2.1, "Configuring the

SMI Address (CONFIG[1:0])," on page 25

Note 4-4

The default is determined by the CONFIG[3:2] pins as described in Section 3.8.1.2.3, "Configuration

Bits Impacted by the Mode of Operation," on page 26.

4.2.6

AUTO NEGOTIATION LINK PARTNER ABILITY REGISTER

Asymmetric Pause

0 = Asymmetrical pause direction is not supported by MAC

1 = Asymmetrical pause direction is supported by MAC

R/W

Pause Operation (PAUSE)

0 = Pause operation is not supported by MAC

1 = Pause operation is supported by MAC

R/W

Note 4-3

RESERVED

100BASE-TX Full Duplex

0 = no TX full duplex ability

1 = TX with full duplex

R/W

Note 4-4

100BASE-TX

0 = no TX ability

1 = TX able

R/W

Note 4-4

10BASE-T Full Duplex

0 = no 10Mbps with full duplex ability

1 = 10Mbps with full duplex

R/W

Note 4-4

10BASE-T

0 = no 10Mbps ability

1 = 10Mbps able

R/W

Note 4-4

4:0

Selector Field

00001 = IEEE 802.3

R/W

00001b

Index (In Decimal): 5

Size:

16 bits

Bits

Description

Type

Default

0 = no next page ability

1 = next page capable

Acknowledge

0 = link code word not yet received

1 = link code word received from partner

Remote Fault

0 = no remote fault

1 = remote fault detected

12:11

RESERVED

Pause Operation (PAUSE)

0 = Pause Operation is not supported by remote MAC

1 = Pause Operation is supported by remote MAC

Bits

Description

Type

Default

LAN8820 датащи(PDF) 39 Page - Microchip Technology

LAN8820 датащи(HTML) 39 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83

датащи скачать

ссылки URL