DLPC3430 datasheet(13/59 Pages) TI1

13 / 59 page

DLPC3430, DLPC3435

www.ti.com

DLPS038B – JULY 2014 – REVISED FEBRUARY 2016

Product Folder Links: DLPC3430 DLPC3435

Submit Documentation Feedback

(1)

These supplies have multiple valid ranges.

(2)

These I/O supply ranges are wider to facilitate additional filtering.

(3)

The operating ambient temperature range assumes 0 forced air flow, a JEDEC JESD51 junction-to-ambient thermal resistance value at

0 forced air flow (RθJA at 0 m/s), a JEDEC JESD51 standard test card and environment, along with min and max estimated power

dissipation across process, voltage, and temperature. Thermal conditions vary by application, which will impact RθJA. Thus, maximum

operating ambient temperature varies by application.

(a) Ta_min = Tj_min – (Pd_min × RθJA) = –30°C – (0.0 W × 30.3°C/W) = –30°C

(b) Ta_max = Tj_max – (Pd_max × RθJA) = +105°C – (0.348 W × 30.3°C/W) = +94.4°C

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

MIN

NOM

MAX

UNIT

V(VDD)

Core power 1.1 V (main 1.1 V)

±5% tolerance

1.045

1.1

1.155

V(VDDLP12)

Core power 1.1 V

±5% tolerance

See (1)

1.02

1.1

1.18

1.12

1.2

1.28

V(VCC18)

All 1.8-V I/O power:

(1.8-V power supply for all I/O other than the host or

parallel interface and the SPI flash interface. This

includes RESETZ, PARKZ LED_SEL, CMP, GPIO, IIC1,

TSTPT, and JTAG pins.)

±8.5% tolerance

1.64

1.8

1.96

V(VCC_INTF)

Host or parallel interface I/O power: 1.8 to 3.3 V (includes

IIC0, PDATA, video syncs, and HOST_IRQ pins)

±8.5% tolerance

See (1)

1.64

1.8

1.96

2.28

2.5

2.72

3.02

3.3

3.58

V(VCC_FLSH)

Flash interface I/O power:1.8 to 3.3 V

±8.5% tolerance

See (1)

1.64

1.8

1.96

2.28

2.5

2.72

3.02

3.3

3.58

V(VDD_PLLM)

MCG PLL 1.1-V power

±9.1% tolerance

See (2)

1.025

1.1

1.155

V(VDD_PLLD)

DCG PLL 1.1-V power

±9.1% tolerance

See (2)

1.025

1.1

1.155

Operating ambient temperature(3)

–30

°C

Operating top-center case temperature

°C

(1)

For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

(2)

Thermal coefficients abide by JEDEC Standard 51. RθJA is the thermal resistance of the package as measured using a JEDEC defined

standard test PCB. This JEDEC test PCB is not necessarily representative of the DLPC350 PCB and thus the reported thermal

resistance may not be accurate in the actual product application. Although the actual thermal resistance may be different , it is the best

information available during the design phase to estimate thermal performance.

(3)

Example: (0.5 W) × (0.2 °C/W)

≈ 1.00°C temperature rise.

6.4 Thermal Information

THERMAL METRIC(1)

DLPC343x

UNIT

ZVB (NFBGA)

176 PINS

201 PINS

RθJC

Junction-to-case thermal resistance

11.2

10.1

°C/W

RθJA

Junction-to-air thermal

resistance

at 0 m/s of forced airflow(2)

30.3

28.8

°C/W

at 1 m/s of forced airflow(2)

27.4

25.3

at 2 m/s of forced airflow(2)

26.6

24.4

ψJT

Temperature variance from junction to package top center temperature, per

unit power dissipation(3)

.27

.23

°C/W

DLPC3430 датащи(PDF) 13 Page - Texas Instruments

DLPC3430 датащи(HTML) 13 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59

датащи скачать

ссылки URL