поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

GD25LQ40 датащи(PDF) 21 Page - ELM Electronics

номер детали GD25LQ40
подробное описание детали  1.8V Uniform Sector Dual and Quad Serial Flash
PDF  59 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  ELM [ELM Electronics]
домашняя страница  http://www.elmelectronics.com
Logo ELM - ELM Electronics

GD25LQ40 датащи(HTML) 21 Page - ELM Electronics

Back Button GD25LQ40 Datasheet HTML 17Page - ELM Electronics GD25LQ40 Datasheet HTML 18Page - ELM Electronics GD25LQ40 Datasheet HTML 19Page - ELM Electronics GD25LQ40 Datasheet HTML 20Page - ELM Electronics GD25LQ40 Datasheet HTML 21Page - ELM Electronics GD25LQ40 Datasheet HTML 22Page - ELM Electronics GD25LQ40 Datasheet HTML 23Page - ELM Electronics GD25LQ40 Datasheet HTML 24Page - ELM Electronics GD25LQ40 Datasheet HTML 25Page - ELM Electronics Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 59 page
background image
21
Rev.1.0
59 -
http://www.elm-tech.com
GD25LQ40xIGx 1.8V Uniform Sector Dual and Quad Serial Flash
Fast Read (0BH) in QPI mode
The Fast Read command is also supported in QPI mode. In QPI mode, the number of dummy clocks is
configured by the “Set Read Parameters (C0H)” command to accommodate a wide range application with
different needs for either maximum Fast Read frequency or minimum data access latency. Depending on the
Read Parameter Bits P[5:4] setting, the number of dummy clocks can be configured as either 4/6/8.
Figure 8a. Read Data Bytes at Higher Speed Sequence Diagram (QPI)
CS#
SCLK
IO0
IO1
IO2
IO3
0
1
2
3
4
5
Command
0BH
20
12
16
8
6
7
8
9 10
4
4
0
0
4
0 4
0
4
21
13
17
9
5
5
1
1
5
1 5
1
5
22
14
18
10 6
6
2
2
6
2 6
2
6
23
15
19
11 7
7
3
3
7
3 7
3
7
A23-16 A15-8 A7-0 Dummy*
11 12 13
IOs switch from
Input to output
Byte1 Byte2
*"Set Read Parameters" Command (C0H)
can set the number of dummy clocks
7.8. Dual Output Fast Read (3BH)
The Dual Output Fast Read command is followed by 3-byte address (A23-A0) and a dummy byte, each bit
being latched in during the rising edge of SCLK, then the memory contents are shifted out 2-bit per clock cycle
from SI and SO. The command sequence is shown in followed Figure9. The first byte addressed can be at any
location. The address is automatically incremented to the next higher address after each byte of data is shifted
out.
Figure 9. Dual Output Fast Read Sequence Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com