поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SM5859AF датащи(PDF) 23 Page - Nippon Precision Circuits Inc

номер детали SM5859AF
подробное описание детали  compression and non compression type antishock memory controller
PDF  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NPC [Nippon Precision Circuits Inc]
домашняя страница  http://www.npc.co.jp/en
Logo NPC - Nippon Precision Circuits Inc

SM5859AF датащи(HTML) 23 Page - Nippon Precision Circuits Inc

Back Button SM5859AF Datasheet HTML 19Page - Nippon Precision Circuits Inc SM5859AF Datasheet HTML 20Page - Nippon Precision Circuits Inc SM5859AF Datasheet HTML 21Page - Nippon Precision Circuits Inc SM5859AF Datasheet HTML 22Page - Nippon Precision Circuits Inc SM5859AF Datasheet HTML 23Page - Nippon Precision Circuits Inc SM5859AF Datasheet HTML 24Page - Nippon Precision Circuits Inc SM5859AF Datasheet HTML 25Page - Nippon Precision Circuits Inc SM5859AF Datasheet HTML 26Page - Nippon Precision Circuits Inc SM5859AF Datasheet HTML 27Page - Nippon Precision Circuits Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 33 page
background image
SM5859AF
NIPPON PRECISION CIRCUITS-23
Correct data demodulation becomes impossible for
the CD signal processor IC when a disturbance
exceeding the RAM jitter margin occurs. The
YFLAG signal input pin is used to indicate when
such a condition has occurred.
The YFCLK signal is a 7.35 kHz clock synchronized
to the CD format frame 1.
The IC checks the YFLAG input and stops the
encode sequence when such a disturbance has
occurred, and then makes FLAG6 active.
The YFLAG check method used changes depend-
ing on the YFLGS flag and YFCKP flag (85H com-
mand). See table1.
If YFLGS is set to 1, then YFCLK should be tied
either High or Low.
YFLAG, YFCLK, FLAG6
85H command
YFLGS
YFCKP
FLAG6 set conditions
FLAG6 reset conditions
1
0
0
When YFLAG=LOW on YFCLK input falling edge
- By status read (90H command)
2
1
When YFLAG=LOW on YFCLK input rising edge
- When MSON=LOW
3
1
0
When YFLAG=LOW
YFCLK be tied either High or Low
- After system reset
4
1
When YFLAG=HIGH
Table1. YFLAG signal check method



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com