поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MH89792-2 датащи(PDF) 2 Page - Mitel Networks Corporation

номер детали MH89792-2
подробное описание детали  E1 Transceiver Preliminary Information
PDF  6 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MITEL [Mitel Networks Corporation]
домашняя страница  http://www.mitel.com
Logo MITEL - Mitel Networks Corporation

MH89792-2 датащи(HTML) 2 Page - Mitel Networks Corporation

  MH89792-2 Datasheet HTML 1Page - Mitel Networks Corporation MH89792-2 Datasheet HTML 2Page - Mitel Networks Corporation MH89792-2 Datasheet HTML 3Page - Mitel Networks Corporation MH89792-2 Datasheet HTML 4Page - Mitel Networks Corporation MH89792-2 Datasheet HTML 5Page - Mitel Networks Corporation MH89792-2 Datasheet HTML 6Page - Mitel Networks Corporation  
Zoom Inzoom in Zoom Outzoom out
 2 / 6 page
background image
4-224
MH89792
Preliminary Information
Figure 2 - Pin Connections
Pin Description
Pin #
Name
Description
1E2o
2048kHz Extracted clock (Output). This clock is extracted by the device from the received
signal. It is used internally to clock in data received from RLA and RLB.
2VDD
D.C. Power (Input) +5V supply
3RxA
Receiver A (Output). The bipolar CEPT signal received by the device at RLA and RLB
inputs is converted to a unipolar format and output at this pin. This pin should be connected
to the positive receive pin of the framer.
4RxB
Receiver A (Output). This pin should be connected to the negative receive gain pin of the
framer and provides a signal of the same format as RxA.
5VSS
Ground (Input). D.C. power return path.
6RxD
Received Data (Output) This unipolar return to zero format signal is the product of RxA
and RxB logically “OR” ed and is required by some framers.
7RxINV
RxA/RxB inversion (Input). A logic low applied to this pin will invert the outputs RxA and
RxB. A logic high should be applied if no inversion is required.
8
CLKF/
CLKR
E2o phase selection is achieved by use of this pin. A logic low provides E2o with a
falling edge coinciding with the centre of the data bit. A logic high provides E2o with a rising
edge.
9
LOS
Loss of signal (Output). This pin goes low when 128 continuous zeros are received on the
RLA and RLB inputs. When RxINV and LOS are low RxA and RxB are forced high. When
RxINV is high and LOS is low RxA and RxB are forced low. LOS is reset when 64 ones are
received in two dual E1 framer periods.
10
LOSP
Loss of signal Polarity (Input). A logic low applied to this pin will invert LOS. A logic high
should be applied when LOS is required.
11
NC
No connection. This pin is not fitted.
12
RLA
Received Line A (Input). The A wire or Tip Connection of the E1 receive line should be
connected to this pin.
13
RLB
Receive Line B (Input). The B wire or Ring connection of the E1 receive line should be
connected to this pin.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
E2o
VDD
RxA
RxB
VSS
RxD
RxINV
CLKF/CLKR
LOS
LOSP
NC
RLA
RLB
TLA
TLB
NC
NC
NC
TxA
TxB



Html Pages

1 2 3 4 5 6


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com