SM5838AS datasheet(6/14 Pages) NPC

6 / 14 page

SM5838AS

NIPPON PRECISION CIRCUITS—6

FUNCTIONAL DESCRIPTION

At power-ON reset, device operation can become

irregular during the interval when the control circuits

are being reset. After power-ON reset is released,

this can take up to several 10s of ms in some cases.

Write Reset Cycle, Read Reset Cycle

After power-ON, the write address pointer and read

address pointer positions are undeﬁned. Accordingly,

it is necessary to initialize the pointers using a write

reset cycle and read reset cycle, respectively.

A write reset cycle (read reset cycle) is valid when

RW (RR) goes LOW for an interval that satisﬁes

both the CLK rising edge setup time (tRS) and hold

time (tRH). Note that a write reset cycle (read reset

cycle) can occur simultaneously with a write cycle

(read cycle). If the cycles are not simultaneous, then

the write reset cycle (read reset cycle) is completed

at the start of the next write cycle (read cycle).

Write reset cycle

Read reset cycle

Note the even if a reset period (tRW, tRR) is zero

length in the write reset and read reset cycles, the

reset operation does take place.

,,,,,,

,,,,,,,,,,,,,,,,,,,,,

,,,,,,,

CKW

CLK

DIN (n-1)

(n)

(1)

(0)

CKW

WE="L"

n cycle

reset cycle

0 cycle

1 cycle

,,,,,,

,,,,,,,

CKW

CLK

DOUT

CKW

(n-1)

(n)

(1)

(0)

RE="L" , OE="L"

(0)

n cycle

reset cycle

0 cycle

1 cycle

SM5838AS датащи(PDF) 6 Page - Nippon Precision Circuits Inc

SM5838AS датащи(HTML) 6 Page - Nippon Precision Circuits Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14

датащи скачать

ссылки URL