поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SM1124 датащи(PDF) 2 Page - Nippon Precision Circuits Inc

номер детали SM1124
подробное описание детали  Multimelody IC for Pagers
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NPC [Nippon Precision Circuits Inc]
домашняя страница  http://www.npc.co.jp/en
Logo NPC - Nippon Precision Circuits Inc

SM1124 датащи(HTML) 2 Page - Nippon Precision Circuits Inc

  SM1124 Datasheet HTML 1Page - Nippon Precision Circuits Inc SM1124 Datasheet HTML 2Page - Nippon Precision Circuits Inc SM1124 Datasheet HTML 3Page - Nippon Precision Circuits Inc SM1124 Datasheet HTML 4Page - Nippon Precision Circuits Inc SM1124 Datasheet HTML 5Page - Nippon Precision Circuits Inc SM1124 Datasheet HTML 6Page - Nippon Precision Circuits Inc SM1124 Datasheet HTML 7Page - Nippon Precision Circuits Inc SM1124 Datasheet HTML 8Page - Nippon Precision Circuits Inc SM1124 Datasheet HTML 9Page - Nippon Precision Circuits Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 10 page
background image
SM1124 Series
NIPPON PRECISION CIRCUITS—2
BLOCK DIAGRAM
PIN DESCRIPTION
SPECIFICATIONS
Absolute Maximum Ratings
Number
Name
I/O
Function
1
CLK
I
External reference clock input (Schmitt-trigger circuit and gate circuit built-in)
2
SI
I
Playback control serial interface data input pin1
1. Pins SI, SC and ST have a built-in Schmitt-trigger circuit.
3
SC
I
Playback control serial interface clock input pin1
4
ST
I
Playback start/stop control signal input pin1
5
TEST
I
Test input pin. Leave open or tie to VSS. (Pull-down resistance built-in)
6
MTO
O
Playback signal output pin
7
VDD
–
Supply pin (+)
8
VSS
–
Ground pin
P arameter
Symbol
Condition
Rating
Unit
Supply voltage range
VDD
−0.3 to 5.0
V
Input voltage range
VIN
VSS − 0.2 to VDD + 0.2
V
Power dissipation
PD
150
mW
Storage temperature range
Tstg
−40 to 125
°C
Soldering temperature
Tsld
255
°C
Soldering time
tsld
10
s
Gate
1/2 or 1/4
SW
Divider
1/128
Scale
Counter
Scale
ROM
Tempo
Latch
Tempo
Counter
Rhythm
Counter
Address
Counter
Start
Address
Latch
Main
ROM
Control
Circuit
CLK*
SI*
SC*
ST*
VSS
VDD
MTO
TEST
Multi-
plexer
*: Built-in Schmmit-Triger Circuit.



Html Pages

1 2 3 4 5 6 7 8 9 10


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com