TPS53353_15 datasheet(23/37 Pages) TI

23 / 37 page

UDG-11050

TRIP

MODE

VDD

VREG VIN

VIN

TPS53353

VFB

PGOOD

VBST

N/C

VOUT

0.1 mF

VREG

CIN

22 mF

GND

0.44 mH

PA 0513 .441

COUT

4 x 100 mF

Ceramic

R1 14.7 kW

10 kW

R10

100 kW

VIN

R11

2 W

CIN

22 mF

CIN

22 mF

CIN

22 mF

8 V

14 V

200 kW

110 kW

4.7 mF

1 mF

VVDD

4.5 V to 25 V

3.01 kW

0.1 mF

1 nF

PGOOD

TPS53353

www.ti.com

SLUSAK2B – AUGUST 2011 – REVISED FEBRUARY 2015

8.2.2 Typical Application Circuit Diagram With Ceramic Output Capacitors

Figure 41. Typical Application Circuit Diagram With Ceramic Output Capacitors

8.2.2.1 Design Requirements

Table 5. Design Parameters

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

INPUT CHARACTERISTICS

VIN

Voltage range

Maximum Input current

VIN = 8 V, IOUT = 20 A

4.1

IMAX

No load input current

VIN = 14 V, IOUT = 0 A with auto-skip mode

OUTPUT CHARACTERISTICS

Output voltage

1.5

Line regulation, 8 V

≤ VIN ≤ 15 V

0.1%

VOUT

Output voltage regulation

Load regulation, VIN = 12 V, 0 A ≤ IOUT ≤ 20

0.2%

A with FCCM

VRIPPLE

Output voltage ripple

VIN = 12 V, IOUT = 20 A with FCCM

mVPP

ILOAD

Output load current

Output overcurrent

IOCP

threshold

tSS

Soft-start time

1.4

SYSTEMS CHARACTERISTICS

fSW

Switching frequency

500

kHz

Peak efficiency

VIN = 12 V, VOUT = 1.1 V, IOUT = 10 A

91.87%

Full load efficiency

VIN = 12 V, VOUT = 1.1 V, IOUT = 20 A

91.38%

Operating temperature

°C

Submit Documentation Feedback

Product Folder Links: TPS53353

TPS53353 датащи(PDF) 23 Page - Texas Instruments

TPS53353 датащи(HTML) 23 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37

датащи скачать

ссылки URL