PIC16C71-04SLASHP datasheet(14/176 Pages) MICROCHIP

14 / 176 page

PIC16C71X

DS30272A-page 14

4.2.2

SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by

the CPU and Peripheral Modules for controlling the

desired operation of the device. These registers are

implemented as static RAM.

The special function registers can be classiﬁed into two

sets (core and peripheral). Those registers associated

with the “core” functions are described in this section,

and those related to the operation of the peripheral fea-

tures are described in the section of that peripheral

feature.

TABLE 4-1:

PIC16C710/71/711 SPECIAL FUNCTION REGISTER SUMMARY

Address Name

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Value on:

POR,

BOR

Value on all

other resets

(1)

Bank 0

00h(3)

INDF

Addressing this location uses contents of FSR to address data memory (not a physical register)

0000 0000

01h

TMR0

Timer0 module’s register

xxxx xxxx

uuuu uuuu

02h(3)

PCL

Program Counter's (PC) Least Signiﬁcant Byte

0000 0000

03h(3)

STATUS

IRP(5)

RP1(5)

RP0

0001 1xxx

000q quuu

04h(3)

FSR

Indirect data memory address pointer

xxxx xxxx

uuuu uuuu

05h

PORTA

—

PORTA Data Latch when written: PORTA pins when read

---x 0000

---u 0000

06h

PORTB

PORTB Data Latch when written: PORTB pins when read

xxxx xxxx

uuuu uuuu

07h

—

Unimplemented

—

08h

ADCON0

ADCS1

ADCS0

(6)

CHS1

CHS0

GO/DONE

ADIF

ADON

00-0 0000

09h(3)

ADRES

A/D Result Register

xxxx xxxx

uuuu uuuu

0Ah(2,3)

PCLATH

—

Write Buffer for the upper 5 bits of the Program Counter

---0 0000

0Bh(3)

INTCON

GIE

ADIE

T0IE

INTE

RBIE

T0IF

INTF

RBIF

0000 000x

0000 000u

Bank 1

80h(3)

INDF

Addressing this location uses contents of FSR to address data memory (not a physical register)

0000 0000

81h

OPTION

RBPU

INTEDG

T0CS

T0SE

PSA

PS2

PS1

PS0

1111 1111

82h(3)

PCL

Program Counter's (PC) Least Signiﬁcant Byte

0000 0000

83h(3)

STATUS

IRP(5)

RP1(5)

RP0

0001 1xxx

000q quuu

84h(3)

FSR

Indirect data memory address pointer

xxxx xxxx

uuuu uuuu

85h

TRISA

—

PORTA Data Direction Register

---1 1111

86h

TRISB

PORTB Data Direction Control Register

1111 1111

87h(4)

PCON

—

POR

BOR

---- --qq

---- --uu

88h

ADCON1

—

PCFG1

PCFG0

---- --00

89h(3)

ADRES

A/D Result Register

xxxx xxxx

uuuu uuuu

8Ah(2,3)

PCLATH

—

Write Buffer for the upper 5 bits of the Program Counter

---0 0000

8Bh(3)

INTCON

GIE

ADIE

T0IE

INTE

RBIE

T0IF

INTF

RBIF

0000 000x

0000 000u

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented read as '0'.

Shaded locations are unimplemented, read as ‘0’.

Note 1:

Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset.

The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose

contents are transferred to the upper byte of the program counter.

These registers can be addressed from either bank.

The PCON register is not physically implemented in the PIC16C71, read as ’0’.

The IRP and RP1 bits are reserved on the PIC16C710/71/711, always maintain these bits clear.

Bit5 of ADCON0 is a General Purpose R/W bit for the PIC16C710/711 only. For the PIC16C71, this bit is unimplemented,

read as '0'.

PIC16C71-04/P датащи(PDF) 14 Page - Microchip Technology

PIC16C71-04/P датащи(HTML) 14 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL