UCD3138A64 datasheet(19/80 Pages) TI

19 / 80 page

UCD3138128, UCD3138A64

www.ti.com

SLUSBZ8A – JUNE 2014 – REVISED SEPTEMBER 2014

9.3 Feature Description

9.3.1 System Module

The System Module contains the interface logic and configuration registers to control and configure all the

memory, peripherals and interrupt mechanisms. The blocks inside the system module are the address decoder,

memory management controller, system management unit, central interrupt unit, and clock control unit.

9.3.1.1 Address Decoder (DEC)

The Address Decoder generates the memory selects for the FLASH, ROM and RAM arrays. The memory map

addresses are selectable through configurable register settings. These memory selects can be configured from 1

kB to 16 MB. Power on reset uses the default addresses in the memory map for ROM execution, which is then

configured by the ROM code to the application setup. During access to the DEC registers, a wait state is

asserted to the CPU. DEC registers are only writable in the ARM privilege mode for user mode protection.

9.3.1.2 Memory Management Controller (MMC)

The MMC manages the interface to the peripherals by controlling the interface bus for extending the read and

write accesses to each peripheral. The unit generates eight peripheral select lines with 1 kB of address space

decoding.

9.3.1.3 System Management (SYS)

The SYS unit contains the software access protection by configuring user privilege levels to memory or

peripherals modules. It contains the ability to generate fault or reset conditions on decoding of illegal address or

access conditions. A clock control setup for the processor clock (MCLK) speed, is also available.

9.3.1.4 Central Interrupt Module (CIM)

The CIM accepts 32 interrupt requests for meeting firmware timing requirements. The ARM processor supports

two interrupt levels: FIQ and IRQ. FIQ is the highest priority interrupt. The CIM provides hardware expansion of

interrupts by use of FIQ/IRQ vector registers for providing the offset index in a vector table. This numerical index

value indicates the highest precedence channel with a pending interrupt and is used to locate the interrupt vector

address from the interrupt vector table. Interrupt channel 0 has the lowest precedence and interrupt channel 31

has the highest precedence. To remove the interrupt request, the firmware should clear the request as the first

action in the interrupt service routine. The request channels are maskable, allowing individual channels to be

selectively disabled or enabled.

Table 1. Interrupt Priority Table

MODULE COMPONENT OR

NAME

DESCRIPTION

PRIORITY

BRN_OUT_INT

Brownout

Brownout interrupt

0 (Lowest)

EXT_INT

External Interrupts

Interrupt on external input pin

WDRST_INT

Watchdog Control

Interrupt from watchdog exceeded (reset)

Wake-up interrupt when watchdog equals half of set watch

WDWAKE_INT

Watchdog Control

time

SCI_ERR_INT

UART or SCI Control

UART or SCI error Interrupt. Frame, parity or overrun

SCI_RX_0_INT

UART or SCI Control

UART0 RX buffer has a byte

SCI_TX_0_INT

UART or SCI Control

UART0 TX buffer empty

SCI_RX_1_INT

UART or SCI Control

UART1 RX buffer has a byte

SCI_TX_1_INT

UART or SCI Control

UART1 TX buffer empty

PMBUS_INT

PMBus related interrupt

DIG_COMP_SPI_I2C_INT 12-bit ADC Control, SPI, I2C

Digital comparator, SPI and I2C interrupt

“Prebias complete”, “Ramp Delay Complete”, “Ramp

Complete”, “Load Step Detected”,

FE0_INT

Front End 0

“Over-Voltage Detected”, “EADC saturated”

Submit Documentation Feedback

Product Folder Links: UCD3138128 UCD3138A64

UCD3138A64 датащи(PDF) 19 Page - Texas Instruments

UCD3138A64 датащи(HTML) 19 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

датащи скачать

ссылки URL