поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MAX5232 датащи(PDF) 6 Page - Maxim Integrated Products

номер детали MAX5232
подробное описание детали  3V/5V, 10-Bit, Serial Voltage-Output Dual DACs with Internal Reference
PDF  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MAXIM [Maxim Integrated Products]
домашняя страница  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

MAX5232 датащи(HTML) 6 Page - Maxim Integrated Products

Back Button MAX5232 Datasheet HTML 2Page - Maxim Integrated Products MAX5232 Datasheet HTML 3Page - Maxim Integrated Products MAX5232 Datasheet HTML 4Page - Maxim Integrated Products MAX5232 Datasheet HTML 5Page - Maxim Integrated Products MAX5232 Datasheet HTML 6Page - Maxim Integrated Products MAX5232 Datasheet HTML 7Page - Maxim Integrated Products MAX5232 Datasheet HTML 8Page - Maxim Integrated Products MAX5232 Datasheet HTML 9Page - Maxim Integrated Products MAX5232 Datasheet HTML 10Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 18 page
background image
3V/5V, 10-Bit, Serial Voltage-Output Dual DACs
with Internal Reference
6
_______________________________________________________________________________________
TIMING CHARACTERISTICS—MAX5232
(VDD = +2.7V to +3.6V, AGND = DGND = 0, TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.)
(Figures 1 and 2)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
SCLK Clock Period
tCP
74
ns
SCLK Pulse Width High
tCH
30
ns
SCLK Pulse Width Low
tCL
30
ns
CS Fall to SCLK Rise Setup Time
tCSS
30
ns
SCLK Rise to
CS Rise Hold Time
tCSH
0ns
DIN Setup Time
tDS
30
ns
DIN Hold Time
tDH
0ns
CLOAD = 200pF
60
200
SCLK Rise to DOUT Valid
Propagation Delay Time
tDO1
CLOAD = 100pF
45
ns
CLOAD = 200pF
60
200
SCLK Fall to DOUT Valid
Propagation Delay Time
tDO2
CLOAD = 100pF
45
ns
SCLK Rise to
CS Fall Delay
tCS0
10
ns
CS Rise to SCLK Rise Hold Time
tCS1
30
ns
CS Pulse Width High
tCSW
75
ns
LDAC Pulse Width Low
tLDL
30
ns
CS Rise to LDAC Rise Hold Time
tCSLD
(Note 8)
75
ns
Note 8: This timing requirement applies only to CS rising edges, which execute commands modifying the DAC input register
contents.
INTEGRAL NONLINEARITY
vs. DIGITAL INPUT CODE (MAX5232)
DIGITAL INPUT CODE
1000
875
750
625
500
375
250
125
0
-0.050
-0.025
0
0.025
0.050
0.075
-0.075
INTEGRAL NONLINEARITY
vs. DIGITAL INPUT CODE (MAX5233)
DIGITAL INPUT CODE
1000
875
750
625
500
375
250
125
0
-0.050
-0.025
0
0.025
0.050
0.075
-0.075
DIFFERENTIAL NONLINEARITY
vs. DIGITAL INPUT CODE (MAX5232)
DIGITAL INPUT CODE
1000
875
750
625
500
375
250
125
0
-0.050
0
0.025
0.050
-0.025
Typical Operating Characteristics
(VDD = +3V (MAX5230), VDD = +5V (MAX5231), RL = 5k
Ω, CL = 100pF, OS_ = AGND, both DACs enabled with full-scale output code,
TA = +25°C, unless otherwise noted.)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com