| поискавой системы для электроныых деталей |
|
LTC1471CS датащи(PDF) 6 Page - Linear Technology |
|
|
|||||||||||||||||||||||||||||
LTC1471CS датащи(HTML) 6 Page - Linear Technology |
|
6 / 12 page ![]() 6 LTC1470/LTC1471 OPERATION The LTC1470 (or 1/2 of the LTC1471) consists of the following functional blocks: Input TTL/CMOS Converters The enable inputs are designed to accommodate a wide range of 3V and 5V logic families. The input threshold voltage is approximately 1.4V with approximately 100mV of hysteresis. The inputs enable the bias generator, the gate charge pumps and the protection circuity which are powered from the 5V supply. Therefore, when the inputs are turned off, the entire circuit is powered down and the 5V supply current drops below 1 µA. XOR Input Circuitry By employing an XOR function, which locks out the 3.3V switch when the 5V switch is turned on and locks out the 5V switch when the 3.3V switch is turned on, there is no danger of both switches being on at the same time. This XOR function also makes it possible to work with either active -low or active-high PCMCIA VCC switch control logic (see Applications Information section for further details). Break-Before-Make Switch Control Built-in delays are provided to ensure that the 3.3V and 5V switches are non-overlapping. Further, the gate charge pump includes circuitry which ramps the NMOS switches on slowly (400 µs typical rise time) but turns them off much more quickly (typically 10 µs). Bias, Oscillator and Gate Charge Pump When either the 3.3V or 5V switch is enabled, a bias current generator and high frequency oscillator are turned on. The on-chip capacitive charge pump generates ap- proximately 12V of gate drive for the internal low RDS(ON) NMOS VCC switches from the 5VIN power supply. There- fore, an external 12V supply is not required to switch the VCC output. The 5VIN supply current drops below 1µA when both switches are turned off. Gate Charge and Discharge Control All switches are designed to ramp on slowly (400 µstypical rise time). Turn-off time is much quicker (typically 10 µs). To ensure that both VCC NMOS switch gates are fully discharged, program the switch to the high impedance mode at least 100 µs before turning off the 5V power supply. Switch Protection Both switches are protected against accidental short cir- cuits with SafeSlot foldback current limit circuits which limit the output current to typically 1A when the output is shorted to ground. Both switches also have thermal shut- down which limits the power dissipation to safe levels. APPLICATIONS INFORMATION Figure 1. Direct Interface to CL-PD6710 PCMCIA Controller LTC1470 EN0 EN1 3VIN 5VIN 3VIN OUT OUT GND + 3.3V 5V 0.1 µF 0.1 µF 1 µF TANT 10k (OFF/3.3V/5V) TO CARD VCC PINS CL-PD6710 VCC_5 VCC_3 1470/71 F01 The LTC1470/LTC1471 are designed to interface directly with industry standard PCMCIA card controllers. Interfacing with the CL-PD6710 Figure 1 is a schematic diagram showing the LTC1470 interfaced with a standard PCMCIA slot controller. The LTC1470 accepts logic control directly from the CL-PD6710. The XOR input function allows the LTC1470 to interface directly to the active-low VCC control outputs of the CL- PD6710 for 3.3V/5V voltage selection (see the following Switch Truth Table). Therefore, no “glue” logic is required to interface to this PCMCIA compatible card controller. |
|
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |