поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

LTC1415CSW датащи(PDF) 18 Page - Linear Technology

номер детали LTC1415CSW
подробное описание детали  12-Bit, 1.25Msps, 55mW Sampling A/D Converter
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  LINER [Linear Technology]
домашняя страница  http://www.linear.com
Logo LINER - Linear Technology

LTC1415CSW датащи(HTML) 18 Page - Linear Technology

Back Button LTC1415CSW Datasheet HTML 14Page - Linear Technology LTC1415CSW Datasheet HTML 15Page - Linear Technology LTC1415CSW Datasheet HTML 16Page - Linear Technology LTC1415CSW Datasheet HTML 17Page - Linear Technology LTC1415CSW Datasheet HTML 18Page - Linear Technology LTC1415CSW Datasheet HTML 19Page - Linear Technology LTC1415CSW Datasheet HTML 20Page - Linear Technology LTC1415CSW Datasheet HTML 21Page - Linear Technology LTC1415CSW Datasheet HTML 22Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 24 page
background image
18
LTC1415
APPLICATIONS INFORMATION
Figure 13d. Suggested Evaluation Circuit Board Solder Side Layout
DIGITAL INTERFACE
The A/D converter is designed to interface with micropro-
cessors as a memory mapped device. The CS and RD
control inputs are common to all peripheral memory
interfacing. A separate CONVST is used to initiate a
conversion.
Internal Clock
The A/D converter has an internal clock that eliminates the
need of synchronization between the external clock and
the CS and RD signals found in other ADCs. The internal
clock is factory trimmed to achieve a typical conversion
time of 0.70
µs and a maximum conversion time over the
full operating temperature range of 0.75
µs. No external
adjustments are required. The guaranteed maximum
acquisition time is 150ns. In addition, a throughput time of
800ns and a minimum sampling rate of 1.25Msps are
guaranteed.
Power Shutdown
The LTC1415 provides two power shutdown modes, Nap
and Sleep, to save power during inactive periods. The
Nap mode reduces the power by 87% and leaves only the
digital logic and reference powered up. The wake-up time
from Nap to active is 200ns. Follow the setup time shown
in Figure 14a to avoid inadvertently invoking Sleep mode.
In Sleep mode all bias currents are shut down and only
leakage current remains, about 1
µA. Wake-up time from
Sleep mode is much slower since the reference circuit
must power up and settle to 0.01% for full 12-bit accu-
racy. Sleep mode wake-up time is dependent on the value
of the capacitor connected to the REFCOMP (Pin 4). The
wake-up time is 10ms with the recommended 10
µF
capacitor. Shutdown is controlled by Pin 21 (SHDN); the
ADC is in shutdown when it is low. The shutdown mode is
selected with Pin 20 (NAP/SLP); high selects Nap.
Figure 14a. NAP/SLP to SHDN Timing
t3
NAP/SLP
SHDN
1415 F14a



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com