| поискавой системы для электроныых деталей |
|
LTC1061CS датащи(PDF) 5 Page - Linear Technology |
|
|
|||||||||||||||||||||||||||||
LTC1061CS датащи(HTML) 5 Page - Linear Technology |
|
5 / 16 page ![]() 5 LTC1061 I DAGRA BLOCK S frequencies below 500kHz the clock “on” time can be as low as 300ns. The maximum clock frequency for ±5V supplies and above is 2.4MHz. S1A, S1B (Pins 5, 16) These are voltage input pins. If used, they should be driven with a source impedance below 5k Ω. when they are not used, they should be tied to the analog ground Pin 6. AGND (Pin 6) When the LTC1061 operates with dual supplies, Pin 6 should be tied to system ground. When the LTC1061 operates with a single positive supply, the analog ground pin should be tied to 1/2 supply, Figure 1. The positive input of all the internal op amps, as well as the common reference of all the internal switches, are internally tied to the analog ground pin. Because of this, a “clean” ground is recommended. PI DESCRIPTIO A D APPLICATIO HI TS Power Supplies (Pins 10, 15) They should be bypassed with 0.1 µF disc ceramic. Low noise, nonswitching, power supplies are recommended. The device operates with a single 5V supply, Figure 1, and with dual supplies. The absolute maximum operating power supply voltage is ±9V. Clock and Level shift (Pins 8, 9) When the LTC1061 operates with symmetrical dual sup- plies the level shift Pin 9 should be tied to analog ground. For single 5V supply operation, the level shift pin should be tied to Pin 15 which will be the system ground. The typical logic threshold levels of the clock pin are as follows: 1.65V above the level shift pin for ±5V supply operation, 1.75V for ±7.5V and above, and 1.4V for single 5V supply operation. The logic threshold levels vary ±100mV over the full military temperature range. The recommended duty cycle of the input clock is 50% although for clock – + Σ + ∫ Σ LEVEL SHIFT LEVEL SHIFT LEVEL SHIFT CLOCK GENERATOR CLOCK GENERATOR CLOCK GENERATOR CLK (8) LEVEL SHIFT (9) TO FILTER A TO FILTER B TO FILTER C + ∫ + ∫ + ∫ + ∫ + ∫ 50/100/ HOLD (7) AGND (6) V+ (10) V – (15) HPC (12) S1B (16) BPC (13) LPC (14) S1A (5) NB (18) BPB (19) LPB (20) NA (3) BPA (2) LPA (1) INVA (4) INVB (17) INVC (11) 1061 BD + – + – – + – + |
|
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |