поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

UPD70741 датащи(PDF) 49 Page - NEC

номер детали UPD70741
подробное описание детали  V821TM 32-/16-BIT MICROPROCESSOR
PDF  112 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NEC [NEC]
домашняя страница  http://www.nec.com/
Logo NEC - NEC

UPD70741 датащи(HTML) 49 Page - NEC

Back Button UPD70741 Datasheet HTML 45Page - NEC UPD70741 Datasheet HTML 46Page - NEC UPD70741 Datasheet HTML 47Page - NEC UPD70741 Datasheet HTML 48Page - NEC UPD70741 Datasheet HTML 49Page - NEC UPD70741 Datasheet HTML 50Page - NEC UPD70741 Datasheet HTML 51Page - NEC UPD70741 Datasheet HTML 52Page - NEC UPD70741 Datasheet HTML 53Page - NEC Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 112 page
background image
µPD70741
49
14. RESET FUNCTIONS
Inputting a low level to the RESET pin triggers a system reset, thus initializing the on-chip hardware.
When the RESET pin is driven from a low level to a high, the CPU starts program execution. The registers should
be initialized in a program as required.
14.1
Features
The reset pin is provided with a noise suppressor circuit based on an analog delay (60 to 300 ns).
14.2
Pin Functions
Table 14-1 lists the state of the output from each pin during a system reset. The output state is retained during
the entire reset period.
After the RESET pin is kept at a low level for 30 clock cycles, if the HLDRQ signal is inactive, a memory read cycle
is started to fetch an instruction.
Even during a reset period (when the RESET pin is kept at a low level), activating the HLDRQ signal can place
the bus on hold. The state of each pin with the bus put on hold during a reset is basically the same as that with the
bus put on hold during a non-reset period.
The HLDRQ signal should be kept inactive during a power-on reset.
It is necessary to provide a pull-up or pull-down resistor to the pins that become high impedance during a reset.
If no pull-up or pull-down resistor is provided to these pins, memory may be damaged when the pins are driven to
high impedance.
The CLKOUT pin supplies clock pulses even during a reset.
Table 14-1. Output State of Each Pin during a Reset
Pin
Operation state
Pin
Operation state
A0-A23
Not defined
HLDAK
High level
D0-D15
High impedance
MRD
P00/TCLR
LMWR/WE
P01/DREQ0
UMWR
P02/DACK0
IORD
P03/DREQ1
IOWR
P04/DACK1
CS1-CS3
P05/SI
RAS
P06/SO
LCAS
P07/SCLK
UCAS
P08/TXD/UBE
CS0/REFRQ
P09/RXD/TC
BLOCK/WDTOUT
Low level



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com