HD74LVCZ244AFPEL datasheet(3/11 Pages) RENESAS

3 / 11 page

Rev.3.00 Aug. 18, 2004 page 1 of 8

HD74LVCZ244A

Octal Buffers / Line Drivers with 3–state Outputs

REJ03D0371–0300

(Previous ADE-205-230A (Z))

Rev.3.00

Aug. 18, 2004

Description

The HD74LVCZ244A has eight line drivers with three state outputs in a 20 pin package. This device is a noninverting

buffer and has two active low enables (1

G and 2G). Each enable independently controls four buffers.

When VCC is between 0 and 1.5 V, the device is in the high impedance state during power up or power down.

Low voltage and high-speed operation is suitable at battery drive product (note type personal computer) and low power

consumption extends the life of a battery for long time operation.

Features

• V

CC = 2.7 to 5.5 V

• All inputs V

IH (Max) = 5.5 V (@VCC = 0 to 5.5 V)

• All outputs V

O (Max) = 5.5 V (@VCC = 0 V or output off state)

• Typical V

OL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C)

• Typical V

OH undershoot > 2.0 V (@VCC = 3.3 V, Ta = 25°C)

• High impedance state during power up and power down

• Power off disables outputs, permitting live insertion

• High output current ±24 mA (@V

CC = 3.0 to 5.5 V)

• Ordering Information

Part Name

Package Type

Package Code

Package

Abbreviation

Taping Abbreviation

(Quantity)

HD74LVCZ244AFPEL

SOP–20 pin (JEITA)

FP–20DAV

EL (2,000 pcs/reel)

HD74LVCZ244ATELL

TSSOP–20 pin

TTP–20DAV

ELL (2,000 pcs/reel)

Function Table

Inputs

Output Y

LLL

H: High level

L: Low level

X: Immaterial

Z: High impedance

HD74LVCZ244AFPEL датащи(PDF) 3 Page - Renesas Technology Corp

HD74LVCZ244AFPEL датащи(HTML) 3 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11

датащи скачать

ссылки URL