поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AN4506 датащи(PDF) 35 Page - STMicroelectronics

номер детали AN4506
подробное описание детали  This document is intended to provide information
PDF  47 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

AN4506 датащи(HTML) 35 Page - STMicroelectronics

Back Button AN4506 Datasheet HTML 31Page - STMicroelectronics AN4506 Datasheet HTML 32Page - STMicroelectronics AN4506 Datasheet HTML 33Page - STMicroelectronics AN4506 Datasheet HTML 34Page - STMicroelectronics AN4506 Datasheet HTML 35Page - STMicroelectronics AN4506 Datasheet HTML 36Page - STMicroelectronics AN4506 Datasheet HTML 37Page - STMicroelectronics AN4506 Datasheet HTML 38Page - STMicroelectronics AN4506 Datasheet HTML 39Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 47 page
background image
AN4506
First-in first-out (FIFO) buffer
DocID026442 Rev 2
35/47
6.2.3
FIFO source register (0x2F)
This register is updated at every ODR and provides information about the FIFO buffer
status.
FTH bit is set high when FIFO content exceeds FIFO threshold.
OVRN bit is set high when FIFO buffer is full; this means that the FIFO buffer contains
32 unread samples. At the following ODR a new sample set replaces the oldest FIFO
value. The OVRN bit is reset when the first sample set has been read.
EMPTY flag is set high when all FIFO samples have been read and FIFO is empty.
FSS[4:0] field always contains the current number of unread samples stored in the
FIFO buffer. When FIFO is enabled, this value increases at ODR frequency until the
buffer is full, whereas, it decreases every time that one sample set is retrieved from
FIFO.
Register content is updated synchronous to the FIFO write and read operation.
The FIFO threshold flag, the FIFO overrun and FIFO empty event can be enabled to
generate a dedicated interrupt on the DRDY/INT2 pin by configuring CTRL3.
INT2_FTH bit drives FIFO threshold flag (FTH) on the DRDY/INT2 pin
INT2_ORun bit drives Overrun event (OVRN) on the DRDY/INT2Y pin
INT2_Empty bit drives Empty event (EMPTY) on the DRDY/INT2 pin.
If one or more bits are set to “1”, the DRDY/INT2 pin status is the logical OR combination of
the three signals.
Table 31. FIFO_SRC register
b7
b6
b5
b4
b3
b2
b1
b0
FTH
OVRN
EMPTY
FSS4
FSS3
FSS2
FSS1
FSS0
Table 32. FIFO_SRC_REG behavior assuming FTH[4:0] = 15
FTH
OVRN
EMPTY
FSS[4:0]
Unread FIFO samples
Timing
0
0
1
00000
0
t0
0
0
0
00001
1
t0 + 1/ODR
0
0
0
00010
2
t0 + 2/ODR
...
...
...
...
...
...
0
0
0
01111
15
t0 + 15/ODR
1
0
0
10000
16
t0 + 16/ODR
...
...
...
...
...
...
1
0
0
11110
30
t0 + 30/ODR
1
0
0
11111
31
t0 + 31/ODR
1
1
0
11111
32
t0 + 32/ODR
Table 33. CTRL3 (0x22)
b7
b6
b5
b4
b3
b2
b1
b0
XXXXX
INT2_FTH
INT2_ORun INT2_Empty



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com