UPD16682 datasheet(8/31 Pages) NEC

8 / 31 page

Data Sheet S13368EJ3V0DS00

µµµµ PD16682

3.2 Logic System Pins (1/2)

Pin Symbol

Pin Name

Pad No.

I/O

Function Description

P,/S

Select data input

Input

This pin is used to select between parallel data input and serial

data input.

P,/S = H : Parallel data input

P,/S = L : Serial data input

This setting cannot be switched after power-on. For details, see

5. DESCRIPTION OF FUNCTIONS.

/CS1,CS2

Chip select

8,9

Input

These pins are used for the chip select signal. When /CS1 = L

and CS2 = H, this signal is active and can be used for I/O of data

and commands.

/RD(E)

Read (enable)

Input

• When connected to 80 series MPU : active low

This pin connects the 80 series MPU’s RD signal. Data bus

output status is set when this signal is low.

• When connected to 68 series MPU : active high

It is used as the enable clock input pin for the 68 series MPU.

/WR(R,/W)

Write (read/write)

Input

• When connected to 80 series MPU: active low

This pin connects the 80 series MPU's /WR signal. Signals on

the data bus are latched at the rising edge of the /WR signal.

• When connected to 68 series MPU

This pin is an input pin for read/write control signals.

R,/W = H : Read

R,/W = L : Write

C86

Interface select

Input

This pin is used to select the MPU interface.

C86 = H : 68 series MPU interface

C86 = L : 80 series MPU interface

D0 to D5

Data bus

17 to 22

Input

/Output

When used with a parallel interface, these pins correspond to

data bus bits D0 to D5.

When used with a serial interface, they are pulled down

internally.

D6 (SCL)

Data bus/serial clock

Input

/Output

When used with a parallel interface, this pin corresponds to data

bus bit D6.

When used with a serial interface, it is a serial clock input pin.

D7 (SI)

Data bus/serial data input

Input

/Output

When used with a parallel interface, this pin corresponds to data

bus bit D7.

When used with a serial interface, it is a serial data input pin.

Data command

Input

This pin is connected to the LSB in the ordinary MPU address

bus to distinguish between data and commands.

A0 = H : Indicates that display data exists in bits D0 to D7.

A0 = L : Indicates that display control commands exist in bits D0

to D7.

TESTOUT

Test output

Output This pin is used as a test output. Leave this pin open when used

for this purpose.

/RES

Reset

Input

This pin is used to perform an internal reset when at low level.

CLK

Clock select

Input

This pin is used to select the valid/invalid setting for the display

clock’s on-chip oscillation circuit.

CLS = H : On-chip oscillation circuit is valid

CLS = L : On-chip oscillation circuit is invalid (external input)

When CLS = L, a display clock is input via the CL pin.

UPD16682 датащи(PDF) 8 Page - NEC

UPD16682 датащи(HTML) 8 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

датащи скачать

ссылки URL