AD9516-3_15 datasheet(2/80 Pages) AD

2 / 80 page

AD9516-3

Data Sheet

Rev. C | Page 2 of 80

TABLE OF CONTENTS

Features .............................................................................................. 1

Applications....................................................................................... 1

General Description ......................................................................... 1

Functional Block Diagram .............................................................. 1

Revision History ............................................................................... 3

Specifications..................................................................................... 4

Power Supply Requirements ....................................................... 4

PLL Characteristics ...................................................................... 4

Clock Inputs .................................................................................. 6

Clock Outputs............................................................................... 6

Timing Characteristics ................................................................ 7

Clock Output Additive Phase Noise (Distribution Only; VCO

Divider Not Used) ........................................................................ 8

Clock Output Absolute Phase Noise (Internal VCO Used).... 9

Clock Output Absolute Time Jitter (Clock Generation Using

Internal VCO)............................................................................. 10

Clock Output Absolute Time Jitter (Clock Cleanup Using

Internal VCO)............................................................................. 10

Clock Output Absolute Time Jitter (Clock Generation Using

External VCXO) ......................................................................... 10

Clock Output Additive Time Jitter (VCO Divider Not Used)

....................................................................................................... 11

Clock Output Additive Time Jitter (VCO Divider Used) ..... 11

Delay Block Additive Time Jitter.............................................. 12

Serial Control Port ..................................................................... 12

PD, RESET, and SYNC Pins ..................................................... 13

LD, STATUS, and REFMON Pins............................................ 13

Power Dissipation....................................................................... 14

Timing Diagrams............................................................................ 15

Absolute Maximum Ratings.......................................................... 16

Thermal Resistance.................................................................... 16

ESD Caution................................................................................ 16

Pin Configuration and Function Descriptions........................... 17

Typical Performance Characteristics ........................................... 19

Terminology.................................................................................... 25

Detailed Block Diagram ................................................................ 26

Theory of Operation ...................................................................... 27

Operational Configurations...................................................... 27

Digital Lock Detect (DLD) ....................................................... 36

Clock Distribution ..................................................................... 40

Reset Modes ................................................................................ 48

Power-Down Modes .................................................................. 49

Serial Control Port ......................................................................... 50

Serial Control Port Pin Descriptions....................................... 50

General Operation of Serial Control Port............................... 50

The Instruction Word (16 Bits)................................................ 51

MSB/LSB First Transfers ........................................................... 51

Thermal Performance.................................................................... 54

Applications Information .............................................................. 77

Frequency Planning Using the AD9516.................................. 77

Using the AD9516 Outputs for ADC Clock Applications.... 77

LVPECL Clock Distribution..................................................... 78

LVDS Clock Distribution.......................................................... 78

CMOS Clock Distribution ........................................................ 79

Outline Dimensions....................................................................... 80

Ordering Guide .......................................................................... 80

AD9516-3 датащи(PDF) 2 Page - Analog Devices

AD9516-3 датащи(HTML) 2 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

датащи скачать

ссылки URL