180

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without

notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate

and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which

may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

HCS157MS

Spec Number

518833

Propagation Delay Timing Diagram and

Load Circuit

VS

INPUT

OUTPUT

VIH

VSS

VOH

VOL

TPLH

TPHL

VS

DUT

TEST

RL

POINT

CL = 50pF

RL = 500

Ω

CL

Transition Timing Diagram

VOLTAGE LEVELS

PARAMETER

HCS

UNITS

VCC

4.50

V

VIH

4.50

V

VS

2.25

V

VIL

0

V

GND

0

V

OUTPUT

TTHL

80%

20%

80%

20%

VOH

VOL

TTLH