поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD7934 датащи(PDF) 21 Page - Analog Devices

номер детали AD7934
подробное описание детали  4-Channel, 1.5 MSPS, 10-Bit and 12-Bit Parallel ADCs with a Sequencer
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD7934 датащи(HTML) 21 Page - Analog Devices

Back Button AD7934 Datasheet HTML 17Page - Analog Devices AD7934 Datasheet HTML 18Page - Analog Devices AD7934 Datasheet HTML 19Page - Analog Devices AD7934 Datasheet HTML 20Page - Analog Devices AD7934 Datasheet HTML 21Page - Analog Devices AD7934 Datasheet HTML 22Page - Analog Devices AD7934 Datasheet HTML 23Page - Analog Devices AD7934 Datasheet HTML 24Page - Analog Devices AD7934 Datasheet HTML 25Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 32 page
background image
AD7933/AD7934
Rev. B | Page 21 of 32
220Ω
10kΩ
2×VREF p-p
GND
440Ω
220Ω
220Ω
20kΩ
220Ω
27Ω
27Ω
V+
V–
V+
V–
A
VIN+
VIN–
VREF
AD7933/
AD7934
0.47µF
3.75V
2.5V
1.25V
3.75V
2.5V
1.25V
+
Figure 27. Dual Op Amp Circuit to Convert a Single-Ended
Bipolar Signal into a Unipolar Differential Signal
10kΩ
VREF p-p
VREF
GND
440Ω
220Ω
220Ω
220Ω
27Ω
27Ω
V+
V–
V+
V–
A
VIN+
VIN–
VREF
AD7933/
AD7934
0.47µF
3.75V
2.5V
1.25V
3.75V
2.5V
1.25V
Figure 28. Dual Op Amp Circuit to Convert a Single-Ended Unipolar
Signal into a Differential Signal
Another method of driving the AD7933/AD7934 is to use the
AD8138 differential amplifier. The AD8138 can be used as a
single-ended-to-differential amplifier, or differential-to-differential
amplifier. The device is as easy to use as an op amp and greatly
simplifies differential signal amplification and driving.
Pseudo Differential Mode
The AD7933/AD7934 can have two pseudo differential pairs by
setting the MODE0 and MODE1 bits in the control register to 1
and 0, respectively. VIN+ is connected to the signal source and
must have an amplitude of VREF (or 2 × VREF depending on the
range chosen) to make use of the full dynamic range of the part.
A dc input is applied to the VIN− pin. The voltage applied to this
input provides an offset from ground or a pseudo ground for
the VIN+ input. The benefit of pseudo differential inputs is that
they separate the analog input signal ground from the ADC
ground, allowing the cancellation of dc common-mode
voltages. Typically, this range can extend to −0.3 V to +0.7 V
when VDD = 3 V, or −0.3 V to +1.8 V when VDD = 5 V. Figure 29
shows a connection diagram for pseudo differential mode.
VIN+
VIN–
VREF
AD7933/
AD7934*
*ADDITIONAL PINS OMITTED FOR CLARITY.
VREF p-p
0.47µF
DC INPUT
VOLTAGE
+
Figure 29. Pseudo Differential Mode Connection Diagram
ANALOG INPUT SELECTION
As shown in Table 10, users can set up their analog input
configuration by setting the values in the MODE0 and MODE1
bits in the control register. Assuming the configuration has been
chosen, there are two different ways of selecting the analog
input to be converted depending on the state of the SEQ0 and
SEQ1 bits in the control register.
Traditional Multichannel Operation (SEQ0 = SEQ1 = 0)
Any one of four analog input channels or two pairs of channels
can be selected for conversion in any order by setting the SEQ0
and SEQ1 bits in the control register to 0. The channel to be
converted is selected by writing to the address bits, ADD1 and
ADD0, in the control register to program the multiplexer prior
to the conversion. This mode of operation is that of a traditional
multichannel ADC where each data write selects the next
channel for conversion. Figure 30 shows a flowchart of this
mode of operation. The channel configurations are shown in
Table 10.
POWER ON
WRITE TO THE CONTROL REGISTER TO
SET UP OPERATING MODE, ANALOG INPUT
AND OUTPUT CONFIGURATION
SET SEQ0 = SEQ1 = 0. SELECT THE DESIRED
CHANNEL TO CONVERT ON (ADD1 TO ADD0).
ISSUE CONVST PULSE TO INITIATE A CONVERSION
ON THE SELECTED CHANNEL.
INITIATE A READ CYCLE TO READ THE DATA
FROM THE SELECTED CHANNEL.
INITIATE A WRITE CYCLE TO SELECT THE NEXT
CHANNEL TO BE CONVERTED ON BY
CHANGING THE VALUES OF BITS ADD2 TO ADD0
IN THE CONTROL REGISTER. SEQ0 = SEQ1 = 0.
Figure 30. Traditional Multichannel Operation Flow Chart
Using the Sequencer: Consecutive Sequence
(SEQ0 = 1, SEQ1 = 1)
A sequence of consecutive channels can be converted beginning
with Channel 0 and ending with a final channel selected by
writing to the ADD1 and ADD0 bits in the control register. This
is done by setting the SEQ0 and SEQ1 bits in the control
register both to 1. Once the control register is written to, the
next conversion is on Channel 0, then Channel 1, and so on
until the channel selected by the Address Bit ADD1 and Address
Bit ADD0 is reached. The ADC then returns to Channel 0 and



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com