1070

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without

notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate

and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which

may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation

P. O. Box 883, Mail Stop 53-204

Melbourne, FL 32902

TEL: (321) 724-7000

FAX: (321) 724-7240

EUROPE

Intersil SA

Mercure Center

100, Rue de la Fusee

1130 Brussels, Belgium

TEL: (32) 2.724.2111

FAX: (32) 2.724.22.05

ASIA

Intersil (Taiwan) Ltd.

Taiwan Limited

7F-6, No. 101 Fu Hsing North Road

Taipei, Taiwan

Republic of China

TEL: (886) 2 2716 9310

FAX: (886) 2 2715 3029

CD4089BMS

Logic Diagram

FIGURE 1. LOGIC DIAGRAM

6

BY CMOS PROTECTION

NETWORK

VDD

VSS

OUT

CASCADE

5

OUT

STROBE

Qd

Qc

Qb

Qa

Qc

Qb

Qa

Qb

Qa

Qa

A

B

C

D

CLOCK

CLEAR

SET TO “15”

INHIBIT IN

SYNCHRO-

NOUS 4 BIT

BINARY

COUNTER

Qa

Qa

Qb

Qb

Qc

Qc

Qd

Qd

1

“15”

Qa

Qb

Qc

Qd

7

INHIBIT OUT

Qa

Qc

Qd

Qb