поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

80960JD датащи(PDF) 12 Page - Intel Corporation

номер детали 80960JD
подробное описание детали  EMBEDDED 32-BIT MICROPROCESSOR
PDF  61 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  INTEL [Intel Corporation]
домашняя страница  http://www.intel.com
Logo INTEL - Intel Corporation

80960JD датащи(HTML) 12 Page - Intel Corporation

Back Button 80960JD Datasheet HTML 8Page - Intel Corporation 80960JD Datasheet HTML 9Page - Intel Corporation 80960JD Datasheet HTML 10Page - Intel Corporation 80960JD Datasheet HTML 11Page - Intel Corporation 80960JD Datasheet HTML 12Page - Intel Corporation 80960JD Datasheet HTML 13Page - Intel Corporation 80960JD Datasheet HTML 14Page - Intel Corporation 80960JD Datasheet HTML 15Page - Intel Corporation 80960JD Datasheet HTML 16Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 61 page
background image
8
PRELIMINARY
80960JD
BE3:0
O
R(1)
H(Z)
P(1)
BYTE ENABLES select which of up to four data bytes on the bus participate in the
current bus access. Byte enable encoding is dependent on the bus width of the
memory region accessed:
32-bit bus:
BE3 enables data on AD31:24
BE2 enables data on AD23:16
BE1 enables data on AD15:8
BE0 enables data on AD7:0
16-bit bus:
BE3 becomes Byte High Enable (enables data on AD15:8)
BE2 is not used (state is high)
BE1 becomes Address Bit 1 (A1)
BE0 becomes Byte Low Enable (enables data on AD7:0)
8-bit bus:
BE3 is not used (state is high)
BE2 is not used (state is high)
BE1 becomes Address Bit 1 (A1)
BE0 becomes Address Bit 0 (A0)
The processor asserts byte enables, byte high enable and byte low enable during Ta.
Since unaligned bus requests are split into separate bus transactions, these signals
do not toggle during a burst. They remain active through the last Td cycle.
For accesses to 8- and 16-bit memory, the processor asserts the address bits in
conjunction with A3:2 described above.
WIDTH/
HLTD1:0
O
R(0)
H(Z)
P(1)
WIDTH/HALTED signals denote the physical memory attributes for a bus transaction:
WIDTH/HLTD1
WIDTH/HLTD0
0
0
8 Bits Wide
0
1
16 Bits Wide
1
0
32 Bits Wide
1
1
Processor Halted
The processor floats the WIDTH/HLTD pins whenever it relinquishes the bus in
response to a HOLD request, regardless of prior operating state.
D/C
O
R(X)
H(Z)
P(Q)
DATA/CODE indicates that a bus access is a data access (1) or an instruction access
(0). D/C has the same timing as W/R.
0 = instruction access
1 = data access
W/R
O
R(0)
H(Z)
P(Q)
WRITE/READ specifies, during a Ta cycle, whether the operation is a write (1) or read
(0). It is latched on-chip and remains valid during Td cycles.
0 = read
1 = write
Table 3. Pin Description — External Bus Signals (Sheet 2 of 4)
NAME
TYPE
DESCRIPTION



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com