IDT7130LA55F datasheet(11/14 Pages) IDT

11 / 14 page

6.01

IDT7130SA/LA AND IDT7140SA/LA

HIGH-SPEED 1K x 8 DUAL-PORT STATIC RAM WITH INTERRUPTS

MILITARY AND COMMERCIAL TEMPERATURE RANGES

AC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(2)

8M824S25

8M824S308M824S35

7130X20

(1)

7130X25

(3)

7130X35

7130X55

7130X100

7140X25(3)

7140X35

7140X55

7140X100

Symbol

Parameter

Min.

Max.

Min.

Max.

Min. Max.

Min.

Max.

Min.

Max.

Unit

Interrupt Timing

tAS

Address Set-up Time

—

tWR

Write Recovery Time

—

tINS

Interrupt Set Time

—

tINR

Interrupt Reset Time

—

2689 tbl 12

NOTES:

°C to +70°C temperature range only, PLCC and TQFP packages.

“X” in part numbers indicates power rating (SA or LA).

Not available in DIP packages .

INT

INT SET:

TIMING WAVEFORM OF INTERRUPT MODE

INT

INT CLEAR:

NOTES:.

1. All timing is the same for left and right ports. Port “A” may be either left or right port. Port “B” is the opposite from port “A”.

2. See Interrupt Truth Table.

3. Timing depends on which enable signal (

CE or R/W) is asserted last.

4. Timing depends on which enable signal (

CE or R/W) is de-asserted first.

tINS

ADDR'A'

INT'B'

INTERRUPT ADDRESS

tWC

tAS

W'A'

tWR

2689 drw 16

(3)

(2)

(4)

tRC

INTERRUPT CLEAR ADDRESS

ADDR'B'

OE'B'

tINR

INT'B'

2689 drw 17

tAS

(3)

IDT7130LA55F датащи(PDF) 11 Page - Integrated Device Technology

IDT7130LA55F датащи(HTML) 11 Page - Integrated Device Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14

датащи скачать

ссылки URL