поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PCF8534A датащи(PDF) 8 Page - NXP Semiconductors

номер детали PCF8534A
подробное описание детали  Universal LCD driver for low multiplex rates
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCF8534A датащи(HTML) 8 Page - NXP Semiconductors

Back Button PCF8534A Datasheet HTML 4Page - NXP Semiconductors PCF8534A Datasheet HTML 5Page - NXP Semiconductors PCF8534A Datasheet HTML 6Page - NXP Semiconductors PCF8534A Datasheet HTML 7Page - NXP Semiconductors PCF8534A Datasheet HTML 8Page - NXP Semiconductors PCF8534A Datasheet HTML 9Page - NXP Semiconductors PCF8534A Datasheet HTML 10Page - NXP Semiconductors PCF8534A Datasheet HTML 11Page - NXP Semiconductors PCF8534A Datasheet HTML 12Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 52 page
background image
PCF8534A
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 6 — 25 July 2011
8 of 52
NXP Semiconductors
PCF8534A
Universal LCD driver for low multiplex rates
The host microcontroller maintains the 2-line I2C-bus communication channel with the
PCF8534A.
Biasing voltages for the multiplexed LCD waveforms are generated internally, removing
the need for an external bias generator. The internal oscillator is selected by connecting
pin OSC to VSS. The only other connections required to complete the system are the
power supplies (pins VDD, VSS, and VLCD) and the LCD panel selected for the application.
7.1 Power-On Reset (POR)
At power-on the PCF8534A resets to the following starting conditions:
All backplane and segment outputs are set to VLCD
The selected drive mode is: 1:4 multiplex with 13 bias
Blinking is switched off
Input and output bank selectors are reset
The I2C-bus interface is initialized
The data pointer and the subaddress counter are cleared (set to logic 0)
Display is disabled
Remark: Do not transfer data on the I2C-bus for at least 1 ms after a power-on to allow
the reset action to complete.
7.2 LCD bias generator
Fractional LCD biasing voltages are obtained from an internal voltage divider consisting of
three impedances connected in series between VLCD and VSS. If the 12 bias voltage level
for the 1:2 multiplex drive mode configuration is selected, the center impedance is
bypassed by switch. The LCD voltage can be temperature compensated externally, using
the supply to pin VLCD.
Fig 5.
Typical system configuration
HOST
MICRO-
PROCESSOR/
MICRO-
CONTROLLER
R
tr
2Cb
SDA
SCL
OSC
60 segment drives
4 backplanes
LCD PANEL
(up to 240
elements)
PCF8534A
A0
A1
A2
SA0
VDD
VSS
VSS
VDD
VLCD
001aah616



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com