 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
ICS1892 датащи(PDF) 136 Page - Integrated Circuit Systems |
|
|
|||||||||||||||||||||||||||||
ICS1892 датащи(HTML) 136 Page - Integrated Circuit Systems |
|
|
136 / 148 page  ICS1892, Rev. D, 2/26/01 February 26, 2001 136 Chapter 10 DC and AC Operating Conditions ICS1892 Data Sheet © 2000-2001, Integrated Circuit Systems, Inc. All rights reserved. 10.5.13 MII: Carrier Assertion/De-Assertion (Half-Duplex Transmission) Table 10-20 lists the significant time periods for the MII carrier assertion/de-assertion during half-duplex transmission. The time periods consist of timings of signals on the following pins: TXEN, TXCLK, and CRS. Figure 10-13 shows the timing diagram for the time periods. Figure 10-13. MII Carrier Assertion/De-Assertion Timing Diagram (Half-Duplex Transmission Only) Table 10-20. MII Carrier Assertion/De-Assertion (Half-Duplex Transmission Only) Time Period Parameter Conditions Min. Typ. Max. Units t1 TXEN Sampled Asserted to CRS Assert – – < 1 1 Bit times t2 TXEN Sampled De-Asserted to CRS De-Asserted – – < 1 1 t3 TXEN De-Asserted to CRS De-Asserted – – – 4 t3 t2 t1 TXEN TXCLK CRS |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
