 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
ICS1892 датащи(PDF) 131 Page - Integrated Circuit Systems |
|
|
|||||||||||||||||||||||||||||
ICS1892 датащи(HTML) 131 Page - Integrated Circuit Systems |
|
|
131 / 148 page  Chapter 10 DC and AC Operating Conditions ICS1892, Rev. D, 2/26/01 February 26, 2001 131 ICS1892 © 2000-2001, Integrated Circuit Systems, Inc. All rights reserved. 10.5.8 10M Serial Interface: Receive Latency Table 10-15 lists the significant time periods for the 10M Serial Interface timing (which consists of timings of signals on the following pins: • TP_RX (the MDI mapping of the 10M/100M MII TP_RXP and TP_RXN pins) • 10RCLK (the 10M Serial Interface mapping of the 10M/100M MII RXCLK pin) • 10RD (the 10M Serial Interface mapping of the 10M/100M MII RD0 pin) Figure 10-8 shows the timing diagram for the time periods. Figure 10-8. 10M Serial Interface Receive Latency Timing Table 10-15. 10M Serial Interface Receive Latency Timing Time Period Parameter Conditions Min. Typ. Max. Units t1 TP_RX Input to 10RD Delay 10M Serial Interface – – 5 Bit times TP_RX 10RCLK 10RD Bit A Bit B Bit A Bit B t1 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
