ML22Q573 datasheet(32/69 Pages) ETC2

32 / 69 page

FEDL22Q553-02

ML22Q553

The DAG1,0 bits are used to set the gain of the internal DAC signal.

The AIG1,0 bits are used to set the gain

of an analog signal from the AIN pin.

DAG1,0 and AIG1,0 are only enabled when the speaker amplifier is

used.

DAG1

DAG0

Volume

Input OFF

Input ON (–6 dB)

Input ON (0 dB) (initial value)

Input ON (0 dB) (Setting prohibited)

AIG1

AIG0

Volume

Input OFF (initial value)

Input ON (–6 dB)

Input ON (0 dB)

Input ON (0 dB) (Setting prohibited)

Input the analog signal from the AIN pin after the AMODE command (CBUSYB=”H”).

The DAEN bit takes power-up and power-down control of the DAC section.

DAEN

Status of the DAC section

Power-down state (initial value)

Power-up state

The SPEN bit takes power-up and power-down control of the speaker section.

When the SPEN bit = “0”, the SPP pin is configured as a LINE output.

SPEN

Status of the speaker section

Power-down state (initial value)

Power-up state

Relationship between DAEN, SPEN, and POP signals and the analog section

DAEN

SPEN

POP

Mode

Status

At speaker output

Power-down (initial value)

At LINE output

Power-down (without pop noise

suppression)

At speaker output

Power-down

At LINE output

Power-down (with pop noise

suppression)

―

Speaker output

DAC/speaker power-up

LINE output

DAC power-up (without pop noise

suppression)

LINE output

DAC power-up (with pop noise

suppression)

Pin status during power down

The status of each output pin during power down by the AMODE command is shown below.

Analog output pin

State

VDDL

DGND

VDDR

DGND

SPM

Hi-Z

SPP

DGND

32/69

ML22Q573 датащи(PDF) 32 Page - List of Unclassifed Manufacturers

ML22Q573 датащи(HTML) 32 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69

датащи скачать

ссылки URL