| поискавой системы для электроныых деталей |
|
LM48821TLEVAL датащи(PDF) 16 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
LM48821TLEVAL датащи(HTML) 16 Page - Texas Instruments |
|
16 / 24 page ![]() LM48821, LM48821TLEVAL SNAS354 – JUNE 2007 www.ti.com Table 4. Volume Control (continued) VD4 VD3 VD2 VD1 VD0 Gain (dB) 0 1 1 0 0 –14 0 1 1 0 1 –12 0 1 1 1 0 –10 0 1 1 1 1 –8 1 0 0 0 0 –6 1 0 0 0 1 –4 1 0 0 1 0 –2 1 0 0 1 1 0 1 0 1 0 0 2 1 0 1 0 1 4 1 0 1 1 0 6 1 0 1 1 1 8 1 1 0 0 0 10 1 1 0 0 1 12 1 1 0 1 0 13 1 1 0 1 1 14 1 1 1 0 0 15 1 1 1 0 1 16 1 1 1 1 0 17 1 1 1 1 1 18 I2C COMPATIBLE INTERFACE The LM48821 uses a serial data bus that conforms to the I2C protocol. Controlling the chip’s functions is accomplished with two wires: serial clock (SCL) and serial data (SDA). The clock line is uni-directional. The data line is bi-directional (open-collector). The maximum clock frequency specified by the I2C standard is 400kHz. In this discussion, the master is the controlling microcontroller and the slave is the LM48821. The bus format for the I2C interface is shown in Figure 57. The bus format diagram is broken up into six major sections: The Start Signal, the I2C Address, an Acknowledge bit, the I2C data, second Acknowledge bit, and the Stop Signal. The start signal is generated by lowering the data signal while the clock signal is high. The start signal will alert all devices attached to the I2C bus to check the incoming address against their own address. The 8-bit chip address is sent next, most significant bit first. The data is latched in on the rising edge of the clock. Each address bit must be stable while the clock level is high. After the last bit of the address bit is sent, the master releases the data line high (through a pull-up resistor). Then the master sends an acknowledge clock pulse. If the LM48821 has received the address correctly, then it holds the data line low during the clock pulse. If the data line is not held low during the acknowledge clock pulse, then the master should abort the rest of the data transfer to the LM48821. The 8 bits of data are sent next, most significant bit first. Each data bit should be valid while the clock level is stable high. After the data byte is sent, the master must check for another acknowledge to see if the LM48821 received the data. If the master has more data bytes to send to the LM48821, then the master can repeat the previous two steps until all data bytes have been sent. The stop signal ends the transfer. To signal stop , the data signal goes high while the clock signal is high. The data line should be held high when not in use. The LM48821's I2C address is shown in Table 2. The I2C data register and its control bit names are shown in Table 3. The data values for the volume control are shown in Table 4. 16 Submit Documentation Feedback Copyright © 2007, Texas Instruments Incorporated Product Folder Links: LM48821 LM48821TLEVAL |
|
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |